Peripheral Area - Toshiba TXZ+ Series Reference Manual

Hide thumbs Also See for TXZ+ Series:
Table of Contents

Advertisement

2.2.2.2. Peripheral area

Start Address
0x40000000
0x4003E000
0x4003E400
0x4003E800
0x4003EC00
0x4003F200
0x4004C000
0x40054000
0x40098000
0x4009A000
0x400A0000
0x400A1000
0x400A5000
0x400A6000
0x400B8800
0x400BA000
0x400BA400
0x400BB000
0x400BB400
0x400BB600
0x400BB800
0x400BBB00
0x400BBC00
0x400BBD00
0x400BC000
0x400BC400
0x400BE000
0x400C0000
0x400CC000
0x400E7000
0x400F1000
0x400F3000
0x400F3200
0x400F4E00
0x400F4F00
0x400F6000
0x400F7000
0x40100000
0x42000000
0x44000000
0x5DFF0000
: Accessible, -: No access, Fault: Fault occurred
Table 2.3 Peripheral area
Slave
Fault
-
IA (INTIF)
RLM
I2CS
M9
LVD
LCD
DMAC (SFR)
M13
DAC (ch0/1)
M10
TSPI (ch0/1)
M11
TSPI (ch2/3/4)
M12
I2C (ch0)
M11
I2C (ch1/2/3)
M12
EI2C (ch0)
M11
EI2C (ch1/2/3)
M12
ADC
M10
T32A (ch0/1/2/3)
M11
T32A (ch4/5/6/7)
M12
UART (ch0/1/2/3)
M11
SIWDT
DNF (A/B)
M13
TRGSEL
RAMP (Parity)
CRC
M12
UART (ch4/5)
COMP
M10
UART (ch6/7)
M12
DNF (C)
M13
PORT
RTC
RMC
OFD
CG
M14
TRM
IB (INTIF)
IMN
A-PMD
A-ENC
Fault
-
Bit Band Alias
-
Fault
-
Flash (SFR)
M14
Clock Control and Operation Mode
Master
DMAC
DMAC
(Unit A)
(Unit B)
S-Bus
S0
S1
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
Fault
58 / 72
TMPM3H Group(1)
Core
Core
Core
D-Bus
I-Bus
S2
S3
Fault
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Fault
-
-
Fault
-
-
TXZ+ Family
S4
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
2022-05-10
Rev. 1.3

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmpm3hCg-m3h-dCg-m3h1-d

Table of Contents