Motorola DSP56012 User Manual page 260

24-bit digital signal processor
Table of Contents

Advertisement

Programming Reference
Application:
S.A.I.
TCKP Description
0
Polarity is negative
1
Polarity is positive
TREL
Description
0
WSR occurs with first bit
1
WSR occurs 1 cycle earlier
TDWE Description
0
Last bit transmitted eight times
1
First bit transmitted eight times
TXIE
Description
0
Transmitter interrupts disabled
1
Transmitter interrupts enabled
TXIL
Description
0
Tx interrupt vector location at $1x
1
Tx interrupt vector location at $4x
TLDE
Description—Read Only
0
Left data register full
1
Left data register empty
TRDE Description—Read Only
0
Right data register full
1
Right data register empty
Transmitter Control/
Status Register (TCS)
X:$FFE4
Reset = $0000
= Reserved, write as 0
*
B-28
15 14 13 12 11 10
*
TRDE
TLDE
TXIL
TXIE
TDWE
0
SAI Transmitter Control/Status Register (TCS)
DSP56012 User's Manual
Date:
Programmer:
TLRS
Description
0
WST low identifies Left data word;
WST high identifies Right data word
1
WST high identifies Left data word;
WST low identifies Right data word
TDIR
Description
0
Data shifted out MSB first
1
Data shifted out LSB first
TWL1 TWL0 Number of Bits/Word
0
0
16
0
1
24
1
0
32
1
1
Reserved
T0EN
Description
0
Transmitter 0 disabled
1
Transmitter 0 enabled
T1EN
Description
0
Transmitter 1 disabled
1
Transmitter 1 enabled
T2EN
Description
0
Transmitter 2 disabled
1
Transmitter 2 enabled
TMST Description
0
SAI slave
1
SAI master
9
8
7
6
5
4
TREL
TCKP
TLRS
TDIR
TWL1
TWL0
Sheet 2 of 4
3
2
1
0
TMST
T2EN
T1EN
T0EN
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents