Figure 27. PCIe slot mapping from compute sleds mapped to storage sleds—four-bay chassis
Figure 28. PCIe slot mapping from compute sled mapped to storage sleds—four-bay chassis (with single
compute sled)
Figure 29. PCIe slot mapping from compute sled mapped to storage sleds—three-bay chassis
34