Precautions - Mitsubishi Electric MELSEC iQ-R Series User Manual

Buffer memory refresh cycle over check
When the buffer memory refresh cycle is not completed before the start of the next cycle, the buffer memory refresh cycle
over flag becomes TRUE.
When the buffer memory refresh cycle over is detected, correct the buffer memory refresh number or increase the buffer
memory refresh cycle setting or the cycle over error detection number.
Unless one or more of the processing of system basic cycle, first operation cycle, second operation cycle or buffer memory
refresh is completed, the processing of buffer memory refresh cycle is skipped in the cycle.
To let the buffer memory refresh cycle over flag be FALSE, perform the following operation.
• Power OFF  ON and reset
Priority
High
First operation cycle
Buffer memory
refresh processing
Buffer memory
First operation cycle
over flag
Buffer memory
refresh cycle
over flag
Low

Precautions

WDT error detection
When the processing is stopped because the operation cycle or other processing is error, a WDT error occurs 1 second later.
When the WDT error is detected, the motion system stops all axes immediately and a moderate error occurs.
Cycle over warning and error detection
When the number of cycle over of each cycle reaches the set cycle over warning/error detection number, the cycle over
warning/the error occur.
When the same values are set to cycle over warning detection number and cycle over error detection number, a warning does
not occur. And, when 0 is set to the detection number of the cycle over warning, a warning does not occur.
The assignment of over error of each cycle can be selected.
When a minor error is selected, the deceleration stop is executed. When a moderate error is selected, the immediately stop is
executed.
CAUTION
When the deceleration stop cannot be executed because of such as system unstable or hang-ups, a moderate error occurs by WDT error detection. When a
minor error is selected, the operation may keep until the WDT error detection. Ensure safety by a user.
Buffer memory refresh cycle
First operation cycle
Using B side Using B side
A
Does not refresh
due to the first
operation cycle over
Using A side
B
Time
16 RAS FUNCTIONS
16.1 Execution Time Monitor
16
483