HP 5501A Operating And Service Manual page 173

Laser transducer system
Hide thumbs Also See for 5501A:
Table of Contents

Advertisement

Table
4-15.
10762A
Comparator/10764B
Fast
Pulse
Converter
Input/Output
Format
(Cont'd)
The
data
format
would
be
identical
to
that
discussed
for
the
output mode
except
that
the
4
most-significant
bits
would
now
be
the
tolerance.
For
example,
the
two
16-bit
words
would
be
a s
follows:
Word
1
MSB
T 3
T2
T1
C27
C27
C25
C24
C 2 3
C22
C21
' 2 0
' 1 9
' 1 8
' 1 7
' 1 6
Word
2
LSB
C15
C'14
C13
C , 2
C l l
' 1 0
C9
C8
C7
C6
C 5
C4
C3
C 2
C,
C~
Where
T
-
Tolerance
Data
C
--
Command
Data
1.
Output
Sequence
When
it
is
required
to
sample
the
counter
on
the
10762A
Comparator
Card,
the
following
sequence
would
be
implemented
in
the
form
of
commands
to
the
10746A
Binary
lnterface
from
the
System
Controller.
a.
Sample
Command
(either
both
axes
simultaneously
or
individually,
IP,
I X ,
etc.).
This
samples
the
Counter
and
stores
the
sample
in
an
output
buffer
on
the
10762A
Comparator
Card
(1
microsecond).
b.
Counter
Output
Command
(W,
2Y,
etc.)
This
command
transfers
the
contents
of
the
counter
and
the
4
status
bits
to
the
10746A
Binary
lnterface
and
formats
this
into
either
two
16-bit
words
or
four
8-bit
bytes
(2
mircosecond).
c.
Binary
lnterface
Output
Command
(3P)
Sets
up
card
to
accept
a
control
bit.
After
the
control
bit
is
received,
data
is
placed
on
the
output
lines.
When
the first
word
is
accepted
by
the
System
Controller
it
will
send
a
control
bit
back
to
the
10746A
Binary
lnterface
requesting
the
second
word
which will
then
output
the
second
word,
etc.,
(3
operations
for
16-bit
words,
5
operations
for
&bit
words,
1
microsecond
per
operation).
2.
Input
Sequence
When
it
is
desired
to
load
the
Destination
and
Tolerance
onto
the 10762A
Comparator,
the
following
sequence
is
implemented:
a.
Load
Data
Command
(4P)
This
command
to
the
10746A
Binary
lnterface
from
the
System
Controller
prepares
the
Binary
lnterface
to
accept
the
four
8-bit
bytes,
or
two
16-bit
word
Destination
and
Tolerance
(1
microsecond).
b.
The
System
Controller
then
outputs
the
first
data
word
to
the
10746A
Binary
Inter-
face,
sends
a
control
bit
acknowledging
the
action
and
outputs
the
next
data
word,
etc.,
until
the
destination
address
is
loaded.
When
the
last
word
is
loaded,
the
10746A
Binary
lnterface
formats
the
address
for
transfer
to
the
10762A
Comparator
(2
operations
for
16-bit
words
and
4
operations
for 8-bit
bytes.
I-microsecond
per
operation.)
c.
Transfer
Command
(to specific
axis,
3X,
3Y,
etc.)
Transfers
destination
address
from
10746A
Binary
lnterface
to
the
specific
10762A
Comparator
Card
(1
microsecond).
3.
Sample
Instruction
(external
or
from
System Controller,
IP,
IX,
I Y ,
etc.)
Since
the
act
of
loading
the
Destination
and
Tolerance
will
force
a
Null
or
Zero
difference
on
the
Digital
Difference
Output,
Sample
lnstruction
is
required
to
release
the
forced
null
(1
microsecond).
-
-
-
- -
- - -
-
- -

Advertisement

Table of Contents
loading

Table of Contents