Toshiba TC9349AFG Manual page 41

Cmos digital integrated circuit silicon monolithic
Table of Contents

Advertisement

4.
PLL OFF mode
The PLL can be turned on or off depending on the contents of the reference selection port. If all the contents of the
reference selection port are set to "1", PLL off mode applies. (Refer to the section on the reference frequency divider.)
When the
INH
ENA bit is set to "1", the PLL can be turned on or off with the
as PLL off mode at "L" level, and serves as PLL on mode on the "H" level. As a result, it is possible quickly to set
PLL off mode when changing batteries These data are accessed by an OUT1 instruction specifying 9h for the data
select port (φK/L1A) and [CN = 5H] for the operand.
Moreover, PLL off mode can be set by decreased voltage detection.
(Refer to the section in 3. Backup mode by hardware.)
The V
pin serves as low consumption current at the time of PLL off mode. Moreover, the power supply for a
PLL
VPLL terminal can be turned off at this time.
Y1
Y2
φ L15(9)
0
0
Note: PLL off mode applies during clock stop mode, hard wait mode, and when power off occurs as a result of
the power supply off detection function.
Note: The V
pin power supply is a prescaler and programmable counter power supply. When only the V
PLL
pin power supply is turned off, the setting method of dividing frequency and the value of dividing
frequency are maintained because the V
level of the applied V
potential of the V
Note:
INH
input pin is used together with the P4-1 pin. The functionality becomes effective when the
input is enabled, and the external interrupt function (INTR2) and the break function are enabled.
Moreover, the input state can be judged by reading the P4-1 input data of an I/O Port 4 input port ( φ K33).
Note: The I/O port control port of P4-1 pin becomes invalid and is forced to enter the input state if
has been enabled.
Note: Set the Y1/Y2/Y4 bit of the above-mentioned port to "0".
Y4
Y8
INH
0
ENA
Enable to the PLL control by INH pin
0: Prohibition
1: Enable
CPU
pin voltage can supply power to the PLL regardless of the V
PLL
pin.
CPU
41
INH
P4-1/ INH pin
power supply is used. Moreover, when the PLL is on, the
TC9349AFG
pin. The
INH
pin input serves
"L": PLL off mode
"H": PLL on mode
PLL
pin or the
DD
INH
input
INH
2006-02-24

Advertisement

Table of Contents
loading

Table of Contents