Mitsubishi Electric MELSEC iQ-R Series User Manual page 732

Process cpu module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

*3 When the CC-Link IE Field Network module has not been mounted or the extension base unit for the redundant system is not being
used, and a communication error has been detected in the communications between the redundant function module and the CPU
module, the systems may not be switched. To switch the systems even though the redundant function module has been removed from
the base unit or a failure has occurred in the base unit, mount the CC-Link IE Field Network module or use the extension base unit for
the redundant system. Note, in this case, that Trd is determined by the following:
Trd = Standby system scan time
 Via the CC-Link IE Field Network module: Trd = Standby system scan time
 Via the redundant extension base unit: Trd = 57.5ms (maximum)
*4 When a system switching occurs due to a stop error of the CPU module, only the system data is transferred and the other data (such as
the signal flow memory, devices and labels) are not transferred.
*5 The CPU module stop error (moderate) also occurs when the extension cable between the main base unit and the extension base unit
or on the active side between extension base units is disconnected (fails).
■Tracking data reflection time (Trc)
The following describes the time required for the CPU module of the standby system to reflect tracking data. The calculation
method differs depending on whether an extended SRAM cassette is inserted or not.
Extended SRAM cassette inserting status
Not inserted
Inserted
• D1: Size [word] of tracking data in the system data, signal flow memory, and refresh data register (RD)
• D2: Size [word] of tracking data of global devices, local devices, global labels, and local labels
• D4: Size [word] of tracking data in the system data, signal flow memory, and refresh data register (RD)
• D5: Size [word] of tracking data of global devices, local devices, global labels, and local labels
• F1: Number of transferred blocks
For the calculation formula for D1 to D5, refer to the following.
Page 725 Tracking data send time (Tst)
Extended time until initial output after system switching (Tjo)
This section describes the extended time until initial output after system switching (Tjo).
■Time required until values are output to the network module
The following describes the time required for the CPU module that has started operating as the new control system to output
values to the network module for the first time.
Tjo = (Sc + Twcyc) - Twc - Ts - Toref [ms]
• Tjo: Extended time from completion of a system switching to the first output
• Sc: Scan time of the CPU module in the control system
• Twcyc: Waiting time for cyclic data receive after system switching ( Page 731 Waiting time for cyclic data receive after
system switching (Twcyc))
• Twc: Constant scan waiting time
• Ts: Increase in the scan time of the CPU module in the control system by tracking transfer
• Toref: Output refresh of the intelligent function module (CPU module  Intelligent function module)
■Time required until values are output to modules on the extension base unit
The following describes the time required for the CPU module that has started operating as the new control system to output
values to modules on the extension base unit for the first time.
Tjo = (Sc + Twcyc) - Ts - Toref [ms]
• Tjo: Extended time from completion of a system switching to the first output
• Sc: Scan time of the CPU module in the control system
• Twcyc: Waiting time for cyclic data receive after system switching ( Page 731 Waiting time for cyclic data receive after
system switching (Twcyc))
• Ts: Increase in the scan time of the CPU module in the control system by tracking transfer
• Toref: Total time for each input (input refresh (X), link input refresh, and intelligent input refresh) from the module installed in
the extension base unit
APPX
730
Appendix 7 Processing Time
Tracking data reflection time
-6
1+ (20.0  10
)  D1 + (37.2  10
-6
1+ (20.0  10
)  D1 + (106.0  10
-6
-6
)  D2 + (300.0  10
)  F1[ms]
-6
-6
)  D2 + (300.0  10
)  F1[ms]

Advertisement

Table of Contents
loading

Table of Contents