NEC 78K0 User Manual page 32

Table No.
19-5 Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing
During Interrupt Servicing .......................................................................................................................442
20-1 Assignment of Key Interrupt Detection Pins............................................................................................446
20-2 Configuration of Key Interrupt .................................................................................................................446
21-1 Relationship Between Operation Clocks in Each Operation Status ........................................................448
21-2 Operating Statuses in HALT Mode .........................................................................................................452
21-3 Operation in Response to Interrupt Request in HALT Mode...................................................................456
21-4 Operating Statuses in STOP Mode.........................................................................................................457
21-5 Operation in Response to Interrupt Request in STOP Mode ..................................................................460
22-1 Hardware Statuses After Reset Acknowledgment ..................................................................................465
22-2 RESF Status When Reset Request Is Generated ..................................................................................468
23-1 Configuration of Clock Monitor................................................................................................................469
23-2 Operation Status of Clock Monitor (When CLME = 1) ............................................................................471
27-1 Flash Memory Versions Supporting Mask Options of Mask ROM Versions ...........................................494
28-1 Differences Between
28-2 Internal Memory Size Switching Register Settings .................................................................................496
28-3 Internal Expansion RAM Size Switching Register Settings.....................................................................497
28-4 Wiring Between
28-5 Pin Connection .......................................................................................................................................508
28-6 Pins Used by Each Serial Interface ........................................................................................................510
28-7 Communication Modes ...........................................................................................................................514
28-8 Flash Memory Control Commands .........................................................................................................515
28-9 Response Commands ............................................................................................................................515
29-1 Operand Identifiers and Specification Methods ......................................................................................516
34-1 Surface Mounting Type Soldering Conditions.........................................................................................593
35-1 Registers That Generate Wait and Number of CPU Wait Clocks ...........................................................597
35-2 Number of Wait Clocks and Number of Execution Clocks on Occurrence of Wait (A/D Converter)........598
B-1 Distance Between IE System and Conversion Adapter ..........................................................................609
32
LIST OF TABLES (3/3)
Title
µ
PD78F0148 and Mask ROM Versions ................................................................495
µ
PD78F0148 and Dedicated Flash Programmer ..........................................................498
User's Manual U15947EJ2V0UD
*
Page