Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03 Technical Manual page 605

Cmos 32-bit single chip microcomputer
Table of Contents

Advertisement

Register name
Address
Bit
Areas 6–4
004812A
DF–E
set-up register
(HW)
DD
DC
DB
DA
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
TTBR write
004812D
D7
protect register
(B)
D6
D5
D4
D3
D2
D1
D0
Bus control
004812E
DF
register
(HW)
DE
DD
DC
DB
DA
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
S1C33L03 FUNCTION PART
Name
Function
reserved
A6DF1
Area 6
A6DF0
output disable delay time
reserved
A6WT2
Area 6 wait control
A6WT1
A6WT0
reserved
A5SZ
Areas 5–4 device size selection
A5DF1
Areas 5–4
A5DF0
output disable delay time
reserved
A5WT2
Areas 5–4 wait control
A5WT1
A5WT0
TBRP7
TTBR register write protect
TBRP6
TBRP5
TBRP4
TBRP3
TBRP2
TBRP1
TBRP0
RBCLK
BCLK output control
reserved
RBST8
Burst ROM burst mode selection
REDO
DRAM page mode selection
RCA1
Column address size selection
RCA0
RPC2
Refresh enable
RPC1
Refresh method selection
RPC0
Refresh RPC delay setup
RRA1
Refresh RAS pulse width
RRA0
selection
reserved
SBUSST
External interface method selection
SEMAS
External bus master setup
SEPD
External power-down control
SWAITE
#WAIT enable
EPSON
Setting
Init. R/W
A6DF[1:0] Number of cycles
1
1
1
3.5
1
1
0
2.5
0
1
1.5
0
0
0.5
A6WT[2:0]
Wait cycles
1
1
1
1
7
1
1
1
0
6
1
1
0
1
5
1
0
0
4
0
1
1
3
0
1
0
2
0
0
1
1
0
0
0
0
1 8 bits
0 16 bits
0
A5DF[1:0] Number of cycles
1
1
1
3.5
1
1
0
2.5
0
1
1.5
0
0
0.5
A5WT[2:0]
Wait cycles
1
1
1
1
7
1
1
1
0
6
1
1
0
1
5
1
0
0
4
0
1
1
3
0
1
0
2
0
0
1
1
0
0
0
0
Writing 01011001 (0x59)
0
removes the TTBR (0x48134)
0
write protection.
0
Writing other data sets the
0
write protection.
0
0
0
0
1 Fixed at H
0 Enabled
0
0
1 8-successive 0 4-successive
0
1 EDO
0 Fast page
0
RCA[1:0]
Size
0
1
1
11
0
1
0
10
0
1
9
0
0
8
1 Enabled
0 Disabled
0
1 Self-refresh 0 CBR-refresh
0
1 2.0
0 1.0
0
RRA[1:0]
Number of cycles
0
1
1
5
0
1
0
4
0
1
3
0
0
2
0
1 #BSL
0 A0
0
1 Existing
0 Nonexistent
0
1 Enabled
0 Disabled
0
1 Enabled
0 Disabled
0
APPENDIX: I/O MAP
A-1
Remarks
0 when being read.
R/W
0 when being read.
R/W
0 when being read.
R/W
R/W
0 when being read.
R/W
W
Undefined in read.
R/W
Writing 1 not allowed.
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Writing 1 not allowed.
R/W
R/W
R/W
R/W
B-ap
B-APPENDIX-25

Advertisement

Table of Contents
loading

Table of Contents