Motorola CPU32 Reference Manual page 193

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

SUB
Effective Address field — Determines the addressing mode. If the location specified
is a source operand, all addressing modes are allowed as shown:
Addressing Mode
Dn
An*
(An)
(An) +
– (An)
(d
, An)
16
(d
, An, Xn)
8
(bd, An, Xn)
*For byte size operation, address register direct is not allowed.
If the location specified is a destination operand, only memory alterable addressing
modes are allowed as shown:
Addressing Mode
Dn
An
(An)
(An) +
– (An)
(d
, An)
16
(d
, An, Xn)
8
(bd, An, Xn)
NOTES:
1. If the destination is a data register, it must be specified as a destination Dn address, not as a destination 〈ea〉
address.
2. Most assemblers use SUBA when the destination is an address register, and SUBI or SUBQ when the source
is immediate data.
CPU32
REFERENCE MANUAL
Mode
Register
000
Reg. number: Dn
001
Reg. number: An
010
Reg. number: An
011
Reg. number: An
100
Reg. number: An
101
Reg. number: An
110
Reg. number: An
110
Reg. number: An
Mode
Register
010
Reg. number: An
011
Reg. number: An
100
Reg. number: An
101
Reg. number: An
110
Reg. number: An
110
Reg. number: An
INSTRUCTION SET
Subtract
Addressing Mode
(xxx).W
(xxx).L
#〈data〉
(d
, PC)
16
(d
, PC, Xn)
8
(bd, PC, Xn)
Addressing Mode
(xxx).W
(xxx).L
#〈data〉
(d
, PC)
16
(d
, PC, Xn)
8
(bd, PC, Xn)
SUB
Mode
Register
111
000
111
001
111
100
111
010
111
011
111
011
Mode
Register
111
000
111
001
MOTOROLA
4-145

Advertisement

Table of Contents
loading

Table of Contents