Motorola CPU32 Reference Manual page 228

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

RTS
15
14
13
0
1
0
TRAPV
15
14
13
0
1
0
RTR
15
14
13
0
1
0
MOVEC
15
14
13
0
1
0
A/D
REGISTER
dr Field: 0 = Control Register to General Register 1 = General Register to Control Register
Control Register Field:
JSR
15
14
13
0
1
0
JMP
15
14
13
0
1
0
ADDQ
15
14
13
0
1
0
Data Field: Three bits of immediate data; 000–111 represent values of 1–7; 000 represents 8
Size Field: 00 = Byte 01 = Word 10 = Long
MOTOROLA
4-180
12
11
10
9
0
1
1
1
12
11
10
9
0
1
1
1
12
11
10
9
0
1
1
1
12
11
10
9
0
1
1
1
$000 = SFC$801 = VBR
$001 = DFC$802 = CAAR
$002 = CACR$803 = MSP
$800 = USP$804 = ISP
12
11
10
9
0
1
1
1
12
11
10
9
0
1
1
1
12
11
10
9
1
DATA
INSTRUCTION SET
8
7
6
5
0
0
1
1
8
7
6
5
0
0
1
1
8
7
6
5
0
0
1
1
8
7
6
5
0
0
1
1
CONTROL REGISTER
8
7
6
5
0
1
0
8
7
6
5
0
1
1
8
7
6
5
0
SIZE
4
3
2
1
1
0
1
0
4
3
2
1
1
0
1
1
4
3
2
1
1
0
1
1
4
3
2
1
1
1
0
1
4
3
2
1
EFFECTIVE ADDRESS
MODE
REGISTER
4
3
2
1
EFFECTIVE ADDRESS
MODE
REGISTER
4
3
2
1
EFFECTIVE ADDRESS
MODE
REGISTER
REFERENCE MANUAL
0
1
0
0
0
1
0
dr
0
0
0
CPU32

Advertisement

Table of Contents
loading

Table of Contents