Download Print this page

Epson S1C31D50 Technical Instructions page 417

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

0x0020 04d0–0x0020 04de
Address
Register name
SPIA_2MOD
0x0020
(SPIA Ch.2 Mode
04d0
Register)
SPIA_2CTL
0x0020
(SPIA Ch.2 Control
04d2
Register)
SPIA_2TXD
0x0020
(SPIA Ch.2
04d4
Transmit Data
Register)
SPIA_2RXD
0x0020
(SPIA Ch.2 Receive
04d6
Data Register)
SPIA_2INTF
0x0020
(SPIA Ch.2
04d8
Interrupt Flag
Register)
SPIA_2INTE
0x0020
(SPIA Ch.2
04da
Interrupt Enable
Register)
SPIA_2TBEDMAEN
(SPIA Ch.2
0x0020
Transmit Buffer
04dc
Empty DMA
Request Enable
Register)
SPIA_2RBFDMAEN
(SPIA Ch.2 Receive
0x0020
Buffer Full DMA
04de
Request Enable
Register)
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)
Synchronous Serial Interface (SPIA) Ch.2
Bit
15–12
11–8
CHLN[3:0]
7–6
5
PUEN
4
NOCLKDIV
3
LSBFST
2
CPHA
1
CPOL
0
MST
15–8
7–2
1
SFTRST
0
MODEN
15–0
TXD[15:0]
15–0
RXD[15:0]
15–8
7
BSY
6–4
3
OEIF
2
TENDIF
1
RBFIF
0
TBEIF
15–8
7–4
3
OEIE
2
TENDIE
1
RBFIE
0
TBEIE
15–8
7–4
3–0
TBEDMAEN[3:0]
15–8
7–4
3–0
RBFDMAEN[3:0]
Seiko Epson Corporation
Bit name
Initial
Reset
0x0
0x7
0x0
0
0
0
0
0
0
0x00
0x00
0
0
0x0000
0x0000
0x00
0
0x0
0
H0/S0
0
H0/S0
0
H0/S0
1
H0/S0
0x00
0x0
0
0
0
0
0x00
0x0
0x0
0x00
0x0
0x0
R/W
Remarks
R
H0
R/W
R
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
R
R
H0
R/W
H0
R/W
H0
R/W
H0
R
R
H0
R
R
R/W
Cleared by
writing 1.
R/W
Cleared by
reading the
R
SPIA_2RXD
register.
Cleared by
writing to the
R
SPIA_2TXD
register.
R
R
H0
R/W
H0
R/W
H0
R/W
H0
R/W
R
R
H0
R/W
R
R
H0
R/W
B-39

Advertisement

loading