Download Print this page

Hitachi H8S/2633 Hardware Manual page 829

Advertisement

22.8.2
Software Protection
Software protection can be implemented by setting the SWE1 bit in FLMCR1, erase block register
1 (EBR1), erase block register 2 (EBR2), and the RAMS bit in the RAM emulation register
(RAMER). When software protection is in effect, setting the P1 or E1 bit in flash memory control
register 1 (FLMCR1), does not cause a transition to program mode or erase mode. (See table 22-
9.)
Table 22-9 Software Protection
Item
SWE bit protection
Block specification
protection
Emulation protection •
814
Description
Setting bit SWE1 in FLMCR1 to 0 will
place area H'000000 to H'03FFFF in the
program/erase-protected state. (Execute
the program in the on-chip RAM, external
memory)
Erase protection can be set for individual
blocks by settings in erase block register 1
(EBR1) and erase block register 2 (EBR2).
Setting EBR1 and EBR2 to H'00 places all
blocks in the erase-protected state.
Setting the RAMS bit to 1 in the RAM
emulation register (RAMER) places all
blocks in the program/erase-protected
state.
Functions
Program
Erase
Yes
Yes
Yes
Yes
Yes

Advertisement

loading

This manual is also suitable for:

Hd6432633Hd6432631Hd64f2633H8s/2632Hd6432632H8s/2631