Advertisement
MSTPCRB and MSTPCRC are initialized to H'FF by a reset and in hardware standby mode. They
are not initialized by a manual reset and in software standby mode.
(1) Module Stop Control Register B (MSTPCRB)
Bit 7—Module Stop (MSTPB7): Specifies the SCI0 module stop mode.
Bit 7
MSTPB7
Description
0
SCI0 module stop mode is cleared
1
SCI0 module stop mode is set
Bit 6—Module Stop (MSTPB6): Specifies the SCI1 module stop mode.
Bit 6
MSTPB6
Description
0
SCI1 module stop mode is cleared
1
SCI1 module stop mode is set
Bit 5—Module Stop (MSTPB5): Specifies the SCI2 module stop mode.
Bit 5
MSTPB5
Description
0
SCI2 module stop mode is cleared
1
SCI2 module stop mode is set
(2) Module Stop Control Register C (MSTPCRC)
Bit 7—Module Stop (MSTPC7): Specifies the SCI3 module stop mode.
Bit 7
MSTPC7
Description
0
SCI3 module stop mode is cleared
1
SCI3 module stop mode is set
614
(Initial value)
(Initial value)
(Initial value)
(Initial value)
Advertisement
