Table of Contents
Advertisement
APPENDIX E
APPENDIX E TABLES AND FIGURESE.1 TABLES AND FIGURES
F
1–1: GROUND DISTANCE QUADRILATERAL CHARACTERISTIC............................................1-6
IGURE
F
1–2: TENT CHARACTERISTIC ....................................................................................................1-8
IGURE
F
1–3: POTENTIAL FUSE FAILURE LOGIC DIAGRAMS .............................................................1-13
IGURE
F
1–4: LINE PICKUP LOGIC DIAGRAM ........................................................................................1-14
IGURE
F
1–5: REMOTE-OPEN DETECTOR LOGIC.................................................................................1-15
IGURE
F
1–6: OSB R-X DIAGRAM............................................................................................................1-17
IGURE
F
1–7: OSB LOGIC DIAGRAMS ....................................................................................................1-17
IGURE
F
1–8: SWITCH SELECTION OF ACTIVE SETTING GROUP ......................................................1-20
IGURE
F
1–9: STEP DISTANCE LOGIC DIAGRAM..................................................................................1-27
IGURE
F
1–10: PUTT/POTT INTERCONNECTION DIAGRAM WITH NS40A ..........................................1-28
IGURE
F
1–11: PUTT LOGIC DIAGRAM ...................................................................................................1-29
IGURE
F
1–12: PERMISSIVE OVERREACH TRANSFER TRIP (POTT1) ................................................1-31
IGURE
F
1–13: POTT WITH BLOCKING FUNCTIONS (POTT2) LOGIC DIAGRAM ................................1-32
IGURE
F
1–14: BLOCKING SCHEME LOGIC DIAGRAM .........................................................................1-34
IGURE
F
1–15: BLOCKING SCHEME INTERCONNECTION WITH CS28A.............................................1-35
IGURE
F
1–16: HYBRID SCHEME INTERCONNECTION WITH CS61C..................................................1-36
IGURE
F
1–17: HYBRID LOGIC DIAGRAM...............................................................................................1-37
IGURE
F
1–18: SINGLE-PHASE TRIPPING LOGIC (EXCEPT FOR HYBRID SCHEME) ........................1-39
IGURE
F
1–19: SINGLE PHASE TRIPPING LOGIC (HYBRID SCHEME) ................................................1-40
IGURE
F
1–20: OPEN POLE DETECTION LOGIC....................................................................................1-41
IGURE
F
1–21: THREE POLE TRIP ENABLE OUTPUT ...........................................................................1-45
IGURE
F
1–22: ELEMENTARY DIAGRAM WITH DEFAULT I/O ASSIGNMENTS....................................1-47
IGURE
F
1–23: ELEMENTARY DIAGRAM ................................................................................................1-48
IGURE
F
2–1: TRIP CIRCUIT MONITOR.....................................................................................................2-4
IGURE
F
2–2: ALLOWABLE ZONE 1 REACH (WHEN USED WITH CVTS).............................................2-11
IGURE
F
2–3: TENT CHARACTERISTIC ..................................................................................................2-12
IGURE
F
2–4: MAXIMUM ALLOWABLE REACH.......................................................................................2-13
IGURE
F
2–5: OPERATING TIME CHARACTERISTIC .............................................................................2-14
IGURE
F
2–6: GROUND DISTANCE FUNCTION CHARACTERISTIC .....................................................2-18
IGURE
F
2–7: R-X DIAGRAM FOR ZONE 4 DISTANCE FUNCTIONS.....................................................2-19
IGURE
F
2–8: ZONE 4 FAULT EXAMPLE .................................................................................................2-19
IGURE
F
2–9: NT/NB FUNCTIONS............................................................................................................2-26
IGURE
F
2–10: FUSEFAIL FUNCTION LOGIC DIAGRAM........................................................................2-30
IGURE
F
2–11: LINE PICKUP FUNCTIONAL LOGIC................................................................................2-32
IGURE
F
2–12: ROD LOGIC DIAGRAM ....................................................................................................2-33
IGURE
F
2–13: TL5PICKUP / TL6PICKUP REPRESENTATION ..............................................................2-37
IGURE
F
2–14: OSB FUNCTION CHARACTERISTIC...............................................................................2-41
IGURE
F
2–15: INVERSE CURVE .............................................................................................................2-49
IGURE
F
2–16: VERY INVERSE CURVE ..................................................................................................2-50
IGURE
F
2–17: EXTREMELY INVERSE CURVE ......................................................................................2-51
IGURE
F
3–1: DIMENSIONS .......................................................................................................................3-1
IGURE
F
3–2: FRONT AND REAR VIEW ....................................................................................................3-2
IGURE
F
3–3: CIRCUIT BOARD LOCATIONS ............................................................................................3-3
IGURE
F
3–4: LPS-D SYSTEM BLOCK DIAGRAM .....................................................................................3-4
IGURE
F
3–5: INPUT BOARD DIAGRAM ....................................................................................................3-7
IGURE
F
3–6: BLOCK DIAGRAM OF THE MAGNETICS MODULE ...........................................................3-8
IGURE
F
3–7: BLOCK DIAGRAM OF THE COMMUNICATIONS MODULE ...............................................3-9
IGURE
F
3–8: BLOCK DIAGRAM OF THE DIGITAL OUPUT / POWER SUPPLY....................................3-10
IGURE
F
3–9: BLOCK DIAGRAM OF THE DSP / COMM / LUI MODULE ................................................3-11
IGURE
F
3–10: BLOCK DIAGRAM OF THE SYSTEM PROCESSOR (
IGURE
F
4–1: DIGITAL OUTPUT TEST CONNECTIONS.........................................................................4-11
IGURE
F
4–2: CONFIGURABLE INPUT/OUTPUT TEST CONNECTIONS...............................................4-13
IGURE
GE Power Management
LPS-D Line Protection System
E.1 TABLES AND FIGURES
E.1.1 LIST OF FIGURES
960 CPU)....................................3-13
I
E
E-
1
Advertisement
Table of Contents
