Writing Data; Notes On Writing Data; Writing To The Flash Memory - Fujitsu F2MC-8L F202RA Hardware Manual

17.5.2

Writing Data

This section describes the procedure for issuing the Write command to write data to the
flash memory. Figure 17.5-1 shows an example of the flash memory write procedure.
■
Writing Data
The data write automatic algorithm of the flash memory can be started by sending the Write command in
the command sequence table (see Table 17.3-1 in Section "17.3 Starting the Flash Memory Automatic
Algorithm ") continuously to the flash memory. When data write to the target address is completed in the
fourth cycle, the automatic algorithm and automatic write are started.
■
Specifying Addresses
Writing can be done in any order of addresses. However, the Write command writes only data of one byte
for each execution.
■

Notes on Writing Data

Writing cannot return data 0 to data 1. When data 1 is written to data 0, the data polling algorithm (DQ7) or
toggle operation (DQ6) does not terminate and the flash memory elements are determined to be faulty. If
the time prescribed for writing is thus exceeded, the timing limit exceeded flag (DQ5) is determined to be
an error. Otherwise, the data is viewed as if dummy data 1 had been written. However, when data is read in
the read/reset state, the data remains 0. Data 0 can be set to data 1 only by erase operations.
All commands are ignored during execution of the automatic write algorithm. If a hardware reset is started
during writing, the data of the written addresses will be unpredictable.
■

Writing to the Flash Memory

Figure 17.5-1 is an example of the procedure for writing to the flash memory. The hardware sequence flags
(see Section "17.4 Confirming the Automatic Algorithm Execution State ") can be used to determine the
state of the automatic algorithm in the flash memory. Here, the data polling flag (DQ7) is used to confirm
that writing has terminated.
The data read to check the flag is read from the address written to last.
The data polling flag (DQ7) changes at the same time that the timing limit exceeded flag (DQ5) changes.
For example, even if the timing limit exceeded flag (DQ5) is "1", the data polling flag bit (DQ7) must be
rechecked.
Also for the toggle bit flag (DQ6), the toggle operation stops at the same time that the timing limit
exceeded flag bit (DQ5) changes to "1". The toggle bit flag (DQ6) must therefore be rechecked.
CHAPTER 17 FLASH MEMORY
369