HP 3000 III Series Manual page 250

Table of Contents

Advertisement

MCU/Main Memory Overview
6-46. WIO Command.
WIO instructions may be executed only if
TIO
bit
1
=
1
(R/W OK).
Figure 6-12 is the word
format for a WIO
instr uction.
WIO
I
I
I
I
I
I
0
1 2 3 4 5 6
'Is
9
10
11
12
13
14
15
I
DATA~
MSB
LSB
NOT USED
l
)
WRITE COpy
Y
LOAD BLOCK
10 BIT ADDRESS
LOAD SINGLE
LiU512K
Figure 6-12.
WIO Word Format
Bit 0
Bit 2
Bit 3
Bit 4
Bit 5
Data.
This bit
is used
as the
data in
a WIO
Load
Block and Load Single instruction.
Write Copy.
The contents of the I/O Logging Array are
transferred into the upper l28K Error Logging Array or
the lower
5l2K Error Logging
Array
starting at
the
address
specified by bits 6 through 15, and ending at
address %1777.
At the completion of the transfer, the
Address Counter is set to %0000.
During a
transfer,
TIO bit 1
=
0 (R/W not OK)
and goes to a 1 at 50 usec
after a transfer.
A CIO Master
Clear
will abort
a
Wr i te Copy.
Load Block.
The data in bit 0
(Data)
is transferred
to
the I/O Logging Array in all locations starting at
the location specified by bits 6 through 15 and ending
at %1777.
Upon completion of the transfer the Address
Counter is set to %0000.
During the transfer, TIO bit
1
=
0
and goes to a 1 two usec after
a transfer.
A
Load
Block
will
override
simUltaneous
Write
Copy
and/or Load Single.
Load Single.
The data in bit 0 (Data) is
transferred
to
the
I/O
Logging
Array
at
the address location
specified by bits 6 through 15.
The Address
Counter
is not changed after the completion of the transfer.
L/NU 5l2K.
If bit 5
=
1, then the
upper
5l2K
Error
Logging
Array is selected and, if bit 5
=
0, then the
lower 5l2K
Error Logging
Array is selected
during a
Write
Copy execution.
The upper or lower 5l2K Error
Logging Array is selected after one CPU clock cycle.
6-26

Advertisement

Table of Contents
loading

Table of Contents