Can Controllers - Philips LPC2119 User Manual

Philips Semiconductors
ARM-based Microcontroller

CAN CONTROLLERS

Each CAN Controller has a register structure similar to the Philips SJA1000 and the PeliCAN Library block, but the 8-bit registers
of those devices have been combined in 32 bit words to allow simultaneous access in the ARM environment. The main
operational difference is that the recognition of received Identifiers, known in CAN terminology as Acceptance Filtering, has been
removed from the CAN controllers and centralized in a global Acceptance Filter. This Acceptance Filter is described after the
CAN Controllers.
CAN CONTROLLER REGISTERS
Within each of the CAN controller address ranges shown in the previous table, register bits and fields are arranged as follows:
Table 123: CAN Controller Register Map
Address
Name Description
Offset
0 CANMOD Controls the operating mode of the CAN Controller.
4 CANCMR Command bits that affect the state of the CAN Controller
8 CANGSR Global Controller Status and Error Counters
0xC CANICR Interrupt status, Arbitration Lost Capture, Error Code Capture
0x10 CANIER Interrupt Enable
0x14 CANBTR Bus Timing
0x18 CANEWL Error Warning Limit
0x1C CANSR Status Register
0x20 CANRFS Receive frame status
0x24 CANRID Received Identifier
0x28 CANRDA Received data bytes 1-4
0x2C CANRDB Received data bytes 5-8
0x30 CANTFI1 Transmit frame info (1)
0x34 CANTID1 Transmit Identifier (1)
0x38 CANTDA1 Transmit data bytes 1-4 (1)
0x3C CANTDB1 Transmit data bytes 5-8 (1)
0x40 CANTFI2 Transmit frame info (2)
0x44 CANTID2 Transmit Identifier (2)
0x48 CANTDA2 Transmit data bytes 1-4 (2)
0x4C CANTDB2 Transmit data bytes 5-8 (2)
0x50 CANTFI3 Transmit frame info (3)
0x54 CANTID3 Transmit Identifier (3)
0x58 CANTDA3 Transmit data bytes 1-4 (3)
0x5C CANTDB3 Transmit data bytes 5-8 (3)
a. The error counters can only be written when RM in CANMOD is 1.
b. These registers can only be written when RM in CANMOD is 1.
CAN Controllers and Acceptance Filter
LPC2119/2129/2292/2294
159
Preliminary User Manual
Access
R/W
WO
a
RO
RO
R/W
b
R/W
b
R/W
RO
b
R/W
b
R/W
b
R/W
b
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
January 08, 2004