Architecture - Philips LPC2119 User Manual

Philips Semiconductors
ARM-based Microcontroller

ARCHITECTURE

The block diagram for TIMER0 and TIMER1 is shown in Figure 40.
* Note that Capture Register 3 cannot be used on TIMER0
Timer0 and Timer1
Match Register 0
Match Register 1
Match Register 2
Match Register 3
Match Control Register
External Match Register
Interrupt Register
Control
MAT[3:0]
Interrupt
CAP[3:0]
Stop on Match
Reset on Match
Load[3:0]
Capture Control Register
Capture Register 0
Capture Register 1
Capture Register 2
Capture Register 3*
RESET ENABLE
Timer Control Register
Figure 40: Timer block diagram
LPC2119/2129/2292/2294
=
=
=
=
CSN
Timer Counter
CE
TCI
Prescale Counter
MAXVAL
Prescale Register
188
Preliminary User Manual
pclk
January 08, 2004