Sony BVW-55 Maintenance Manual page 558

Hide thumbs Also See for BVW-55:
Table of Contents

Advertisement

IC
74VHCT04MTCX (NS)
TC74HCT04AF (TOSHIBA)
TC74HCT04AF(EL)
TC74VHC04FT(EL) (TOSHIBA)
TC74VHCT04AFT(EL) (TOSHIBA)
C-MOS HEX INVERTERS
—TOP VIEW—
14
13
12
11
10
9
V
DD
1
2
3
4
5
6
74VHCT08MTCX (NS)
SN74HC08APW-E05 (TI)
SN74HCT08APW-E05
SN74HCT08APW-E20 (TI)
TC74VHC08FT(EL) (TOSHIBA)
C-MOS QUAD 2-INPUT AND GATES
—TOP VIEW—
14
13
12
11
10
9
V
DD
1
2
3
4
5
6
74VHCT574MTCX (NS)
SN74HC574APW-E05
SN74HC574APW-E20 (TI)
TC74VHC574FT(EL) (TOSHIBA)
C-MOS 3-STATE D-TYPE EDGE-TRIGGERED FLIP-FLOP
—TOP VIEW—
EN
1
V
20
IN
DD
D1
2
19
Q1
IN
D2
3
18
Q2
IN
D3
4
17
Q3
IN
D4
5
16
Q4
IN
D5
6
15
Q5
IN
D6
7
14
Q6
IN
D7
8
13
Q7
IN
D8
9
12
Q8
IN
10
GND
11
CK
D1
Q1 D2
Q2 D3
2
19
3 18
4 17
D Q
Q
EN
11
CK
1
EN
2-8
8
A
Y =
A
Y
A
Y =
A
Y
0
1
1
0
GND
0 : LOW LEVEL
7
1 : HIGH LEVEL
8
A
A
Y =
Y
B
B
A
B
Y = A • B =
+
A
B
Y
GND
0
0
0
7
0
1
0
1
0
0
0
: LOW LEVEL
1
1
1
1
: HIGH LEVEL
EACH FLIP-FLOP
2
19
D1
Q1
INPUTS
3
18
D2
Q2
EN
CK
4
17
D3
Q3
0
OUT
5
16
D4
Q4
0
6
15
D5
Q5
0
OUT
7
14
D6
Q6
1
x
8
13
D7
Q7
12
OUT
9
0
: LOW LEVEL
D8
Q8
11
1
: HIGH LEVEL
OUT
EN
x
: DON'T CARE
HI-Z
: HIGH IMPEDANCE
1
OUT
Q
: NONSTABLE
0
OUT
OUT
OUT
IN
Q3 D4
Q4 D5
Q5 D6
Q6 D7
Q7 D8
5 16
6 15
7 14
8 13
9
12
D
Q
Q
EN
AD828AR (AD)
AD828AR-REEL
NJM2119M(TE1) (JRC)
NJM2904V(TE2) (JRC)
NJM3404AV (JRC)
NJM3404AV(TE2)
NJU7062M(TE2) (JRC)
DUAL OPERATIONAL AMPLIFIERS
(SINGLE-SUPPLY TYPE)
—TOP VIEW—
1
V
_ +
2
+
_
3
4
V
EE
AK4324-VF-E2 (ASAHI)
C-MOS 98 kHz SAMPLING 24-BIT
—TOP VIEW—
1
2
DV
DD
CKS
3
MCLK
4
PD
5
BICK
6
SDATA
7
LRCK
8
SMUTE
9
DFS
10
DEM0
11
DEM1
12
INPUT
BICK
: AUDIO SERIAL DATA CLOCK
CKS
: MASTER CLOCK SELECT
DEM0, DEM1
: DE-EMPHASIS FREQUENCY SELECT
DFS
: DOUBLE SPEED SAMPLING MODE
DIF0 - DIF2
: DIGITAL INPUT FORMAT
OUT
LRCK
: L/R CLOCK
D
Q
MCLK
: MASTER CLOCK
1
1
PD
: POWER DOWN MODE
0
0
SDATA
: AUDIO SERIAL DATA
x
Q
0
SMUTE
: SOFT MUTE
x
HI-Z
VREF
: VOLTAGE REFERENCE
DIF0
DIF1
13
14
8
LRCK
SERIAL
6
INPUT
BICK
7
INTERFACE
SDATA
9
SOFT
SMUTE
MUTE
11
DEM0
DE-EMPHASIS
12
DEM1
CONTROL
4
MCLK
CLOCK
3
Q8
DIVIDER
CKS
10
DFS
5
POWER
PD
DOWN
8
CC
7
6
5
∑ D/A CONVERTER
T
13
DIF0
24
DZFL
14
DGND
DIF1
15
DIF2
23
DZFR
8
LRCK
6
BICK
AV
22
DD
7
SDATA
21
VREF
10
DFS
9
SMUTE
AGND
20
11
DEM0
12
DEM1
19
AOUTL+
3
CKS
4
MLCK
18
AOUTL_
21
VREF
PD
5
17
AOUTR+
16
AOUTR_
15
DIF2
14
DIF1
13
DIF0
OUTPUT
AOUTL_
: L CHANNEL NEGATIVE ANALOG SIGNAL
AOUTL+
: L CHANNEL POSITIVE ANALOG SIGNAL
AOUTR_
: R CHANNEL NEGATIVE ANALOG SIGNAL
AOUTR+
: R CHANNEL POSITIVE ANALOG SIGNAL
DZFL
: L CHANNEL ZERO INPUT DETECT
DZFR
: R CHANNEL ZERO INPUT DETECT
DIF2
15
8 x
T
INTERPOLATOR
MODULATOR
8 x
T
INTERPOLATOR
MODULATOR
x 1
: 256 fs/384 fs
x 2
: 128 fs/198 fs
19
AOUTL+
18
AOUTL_
17
AOUTR+
16
AOUTR_
24
DZFL
23
DZFR
19
AOUTL+
SCF
18
AOUTL_
24
DZFL
17
AOUTR+
SCF
16
AOUTR_
23
DZFR
21
VREF
BVW-55

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents