Fujitsu 8FX Hardware Manual page 90

CHAPTER 4 RESET
4.2 Register
[bit1] HWR: Hardware reset flag bit
When this bit is set to "1", that indicates a hardware reset (power-on reset, low-voltage detection reset
(optional), external reset or watchdog reset) other than software reset has occurred. Therefore, when any of
bit4 to bit2 is set to "1", this bit is set to "1" as well.
When a software reset occurs, the bit retains the value that has existed before the software reset occurs.
A read access or a write access (writing "0" or "1") to this bit sets it to "0".
bit1
Read access
Being set to "1"
Write access
[bit0] SWR: Software reset flag bit
When this bit is set to "1", that indicates a software reset has occurred.
When a hardware reset occurs, the bit retains the value that has existed before the hardware reset occurs.
A read access or a write access (writing "0" or "1") to this bit or a power-on reset sets it to "0".
bit0
Read access
Being set to "1"
Write access
Note:
Since reading the reset source register clears its contents, save the contents of this
register to the RAM before using those contents for calculation.
68
Sets this bit to "0".
Indicates that the a hardware reset has occurred.
Sets this bit to "0".
Sets this bit to "0".
Indicates that the a software reset has occurred.
Sets this bit to "0".
FUJITSU SEMICONDUCTOR LIMITED
MB95630H Series
Details
Details
MN702-00009-2v0-E