Toshiba GRL100-701B Instruction Manual page 113

In the following cases, per-phase-based tripping is converted to three-phase tripping.
• When autoreclose is prohibited by a binary input signal (ARC−BLK = 1)
• When the autoreclose mode selection switch [ARC-M] is set to "EXT3P"
• When the measure for stub fault is enabled (STUB ON = 1)
(This applies to the one-and-a-half busbar system.)
• PLC command "3P_TRIP" is established.
In the following cases, two-phase tripping is converted to three-phase tripping.
• When the switch [ARC-M] is set to "EXT1P"
For the following trips, the logic level of M-TRIPA becomes 1, and per-phase-based tripping is
converted to three-phase tripping. M-TRIPA is a logic signal in the autoreclose circuit (see
Figure 2.15.2.1).
• Tripping within the reclaim time
• Tripping when reclosing and the mode selection switch [ARC-M] is set to "Disable" or
"TPAR"
Signals RETRIP-A, RETRIP-B and RETRIP-C are the retripping signals of the breaker failure
protection.
Tripping signals drive the high-speed tripping output relays. Two sets of output relays are
provided for each phase and each relay has one normally open contact.
The tripping output relays reset 60ms(*) after the tripping signal disappears by clearing the fault.
The tripping circuit must be opened with the auxiliary contact of the breaker prior to reset of the
tripping relay to prevent the tripping relay from directly interrupting the tripping current of the
breaker.
(*) Reset time is adjustable by PLC function. Default setting is 60ms.
A tripping output relay is user configurable for the adjacent breakers tripping signal CBF-TRIP
in the breaker failure protection. For the default setting, see Appendix D. The relay is assigned to
the signal number 92 with signal name CBF-TRIP.
The signals TRIP-A, TRIP-B and TRIP-C are used to start the autoreclose.
The signal TRIP-A0, TRIP-B0 and TRIP-C0 are used to start the breaker failure protection.
If the signal No.1663 "3P_TRIP"assigned by PLC is activated, GRL100 outputs a three-phase
tripping command without regard to faulted phase.
 112 
6 F 2 S 0 8 5 0