Table 3-4 Interrupt Priorities - Motorola DSP56009 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

Priority
Highest
Lowest
Highest
Lowest
MOTOROLA
Memory, Operating Modes, and Interrupts

Table 3-4 Interrupt Priorities

Level 3 (Nonmaskable)
Hardware RESET
Illegal Instruction
NMI
Stack Error
Trace
SWI
Levels 0, 1, 2 (Maskable)
IRQA
IRQB
SAI Receiver Exception
SAI Transmitter Exception
SAI Left Channel Receiver
SAI Left Channel Transmitter
SAI Right Channel Receiver
SAI Right Channel Transmitter
SHI Bus Error
SHI Receive Overrun Error
SHI Transmit Underrun Error
SHI Receive FIFO Full
SHI Transmit Data
SHI Receive FIFO Not Empty
EMI EBAR0 Memory Wrap
EMI EBAR1 Memory Wrap
EMI Read Data
EMI Write Data
DSP56009 User's Manual
Interrupt Priority Register
Interrupt
3-15

Advertisement

Table of Contents
loading

Table of Contents