Toshiba TLCS-900/L1 Series Manual page 208

Original cmos 16-bit microcontroller
Hide thumbs Also See for TLCS-900/L1 Series:
Table of Contents

Advertisement

(10) PAGE register setting (for PAGE0/1)
PAGER
Bit symbol
INTENA
(0327H)
Read/Write
R/W
Read-modify
After reset
write
Function
INTRTC
instruction
0: Disable
are
1: Enable
prohibited
Note:
Pleas keep the setting order below and don't set same time.
(Set difference time to Clock/Alarm setting and interrupt setting)
(Example) Clock setting/Alarm setting
ld
ld
(11) Reset register setting (for PAGE0/1)
RESTR
Bit symbol
DIS1Hz
(1328H)
Read/Write
Read-modify
After reset
write
Function
1Hz
instruction
0: Enable
are
1: Disable
prohibited
RSTALM
Note: When write "1", reset alarm during 1 cycle of f
RSTTMR
Note: When write "1", reset alarm during 1 cycle of f
<DIS1HZ>
7
6
5
0
"0" is read.
(pager), 0ch
:
Clock, Alarm enable
(pager), 8ch
:
Interrupt enable
PAGE
ADJUST
7
6
5
DIS16Hz
RSTTMR
16Hz
1: Clock
0: Enable
reset
1: Disable
0
Unused
1
Reset alarm register
0
Unused
1
Reset divider
<DIS16HZ>
1
1
0
1
1
0
Others
91C824-206
4
3
2
ADJUST
ENATMR
ENAALM
W
R/W
Undefined
Undefined
0:Don't care
Clock
ALARM
1:Adjust
0: Disable
0: Disable
1: Enable
1: Enable
0
Select Page0
1
Select Page1
0
Don't care
1
Adjust sec. counter.
When set this bit to "1" the sec. counter become to
"0" when the value of sec. counter is 0 – 29. And in
case that value of sec. counter is 30-59, min.
counter is carried and become sec. counter to "0".
Output Adjust signal during 1 cycle of f
being
adjusted
automatically.
(PAGE0 only)
4
3
2
RSTALM
RE3
RE2
W
Undefined
1:
Alarm reset
Always write "0"
. After that, reset is released automatically.
SYS
. After that, reset is released automatically.
SYS
(PAGER)
Source signal
<ENAALM>
1
Alarm
0
1Hz
0
16Hz
Output "0"
TMP91C824
1
0
PAGE
R/W
Undefined
"0" is read.
PAGE
selection
. After
SYS
once,
Adjust
is
released
1
0
RE1
RE0
2008-02-20

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp91c824fgJtmp91c824-s

Table of Contents