Table of Contents
Advertisement
2.3
Pin Names and Functions
The names of the input/output pins and their functions are described below.
Number
Pin Name
of Pins
D0 to D7
P10 to P17
D8 to D15
P20 to P27
A16 to A23
A8 to A15
A0 to A7
RD
WR
PZ2
HWR
PZ3
R/
W
P54
BUSRQ
P55
BUSAK
P56
WAIT
P60
CS0
P61
CS1
P62
CS2
CS2A
P63
CS3
P64
EA24
CS2B
P65
EA25
CS2C
P66
CS2D
P67
CS2E
Table 2.3.1 Pin Names and Functions (1/3)
I/O
8
I/O
Data (Lower): Bits 0 to 7 of data bus
8
I/O
Port 1: I/O port that allows I/O to be selected at the bit level
(when used to the external 8-bit bus)
I/O
Data (Upper): bits 8 to15 of data bus
8
Output
Port 2: Output port
Output
Address: Bits 16 to 23 of address bus
8
Output
Address: Bits 8 to 15 of address bus
8
Output
Address: Bits 0 to 7 of address bus
1
Output
Read: Strobe signal for reading external memory
RD is outputted by setting PZ<RDE> to "0" even when read internal
memory.
1
Output
Write: Strobe signal for writing data to pins D0 to D7
1
I/O
Port Z2: I/O port (with pull-up resistor)
Output
High write: Strobe signal for writing data to pins D8 to D15
1
I/O
Port Z3: I/O port (with pull-up resistor)
Output
Read/write: 1 represents read or dummy cycle; 0 represents write cycle.
1
I/O
Port 54: I/O port (with pull-up resistor)
Output
Bus request: High-impedance used to request bus release
1
I/O
Port 55: I/O port (with pull-up resistor)
Output
Bus acknowledge: Signal used to acknowledge bus release
1
I/O
Port 56: I/O port (with pull-up resistor)
Wait: Pin used to request CPU bus wait ((1 + N) wait states)
Input
1
Output
Port 60: Output port
Output
Chip select 0: Outputs 0 when address is within specified address area.
1
Output
Port 61: Output port
Output
Chip select 1: Outputs 0 when address is within specified address area
1
Output
Port 62: Output port
Output
Chip select 2: Outputs 0 when address is within specified address area
Output
Expand chip select 2A: Outputs 0 when address is within specified address
area
1
Output
Port 63: Output port
Output
Chip select 3: Outputs 0 when address is within specified address area
1
Output
Port 64: Output port
Output
Address 24: Expand address
Output
Expand chip select 2B: Outputs 0 when address is within specified address
area
1
Output
Port 65: Output port
Output
Address 25: Expand address
Output
Expand chip select 2C: Outputs 0 when address is within specified address
area
1
Output
Port 66: Output port
Output
Expand chip select 2D: Outputs 0 when address is within specified address
area
1
Output
Port 67: Outpt port
Output
Expand chip select 2E: Outputs 0 when address is within specified address
area
91C824-6
TMP91C824
Functions
2008-02-20
Advertisement
Table of Contents
