Table of Contents
Advertisement
Default
Interrupt Source and Source of Micro DMA
Type
Priority
1
Reset or "SWI 0" instruction
2
"SWI 1" instruction
3
INTUNDEF: Illegal instruction or "SWI 2" instruction
4
"SWI 3" instruction
5
"SWI 4" instruction
Non maskable
6
"SWI 5" instruction
7
"SWI 6" instruction
8
"SWI 7" instruction
9
NMI pin
10
INTWD: Watchdog timer
−
Micro DMA (MDMA)
11
INT0 pin
12
INT1 pin
13
INT2 pin
14
INT3 pin
15
INTALM0: ALM0 (8 kHz)
16
INTALM1: ALM1 (512 Hz)
17
INTALM2: ALM2 (64 Hz)
18
INTALM3: ALM3 (2 Hz)
19
INTALM4: ALM4 (1 Hz)
20
INTTA0:
21
INTTA1:
22
INTTA2:
23
INTTA3:
24
INTRX0:
Maskable
25
INTTX0:
26
INTRX1:
27
INTTX1:
28
INTAD:
29
INTRTC: RTC (Alarm interrupt)
30
INTSBI:
31
INTP0:
32
INTP1:
33
INTTC0:
34
INTTC1:
35
INTTC2:
36
INTTC3:
(Reserved)
(Reserved)
Table 3.4.1 TMP91C824 Interrupt Vectors Table
Request
8-bit timer 0
8-bit timer 1
8-bit timer 2
8-bit timer 3
Serial reception (Channel 0)
Serial transmission (Channel 0)
Serial reception (Channel 1)
Serial transmission (Channel 1)
AD conversion end
SBI interrupt
Protect 0 (WR to special SFR)
Protect 1 (WR to ROM)
Micro DMA end (Channel 0)
Micro DMA end (Channel 1)
Micro DMA end (Channel 2)
Micro DMA end (Channel 3)
:
91C824-40
TMP91C824
Vector
Vector
Micro DMA
Reference
Value (V)
Start Vector
Address
0000H
FFFF00H
0004H
FFFF04H
0008H
FFFF08H
000CH
FFFF0CH
0010H
FFFF10H
0014H
FFFF14H
0018H
FFFF18H
001CH
FFFF1CH
0020H
FFFF20H
0024H
FFFF24H
−
−
0028H
FFFF28H
002CH
FFFF2CH
0030H
FFFF30H
0034H
FFFF34H
0038H
FFFF38H
003CH
FFFF3CH
0040H
FFFF40H
0044H
FFFF44H
0048H
FFFF48H
004CH
FFFF4CH
0050H
FFFF50H
0054H
FFFF54H
0058H
FFFF58H
005CH
FFFF5CH
0060H
FFFF60H
0064H
FFFF64H
0068H
FFFF68H
006CH
FFFF6CH
0074H
FFFF74H
0078H
FFFF78H
0080H
FFFF80H
0084H
FFFF84H
0088H
FFFF88H
008CH
FFFF8CH
0090H
FFFF90H
0094H
FFFF94H
0098H
FFFF98H
:
:
00FCH
FFFFFCH
2008-02-20
−
−
−
−
−
−
−
−
−
−
−
0AH
0BH
0CH
0DH
0EH
0FH
10H
11H
12H
13H
14H
15H
16H
17H
18H
19H
1AH
1BH
1DH
1EH
20H
21H
−
−
−
−
−
:
−
Advertisement
Table of Contents
