Table 16.5 Serial Transmit/Receive Formats - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

Table 16.5 Serial Transmit/Receive Formats

SCSMR2
Settings
CHR PE
STOP
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
S:
Start bit
STOP: Stop bit
P:
Parity bit
Clock
Either an internal clock generated by the on-chip baud rate generator or an external clock input at
the SCK2 pin can be selected as the SCIF's serial clock, according to the setting of the CKE1 bit
in SCSCR2. For details of SCIF clock source selection, see table 16.4.
When an external clock is input at the SCK2 pin, the clock frequency should be 16 times the bit
rate used.
Serial Transmit/Receive Format and Frame Length
1
2
3
4
S
S
S
S
S
S
S
S
5
6
7
8-bit data
8-bit data
8-bit data
8-bit data
7-bit data
7-bit data
7-bit data
7-bit data
8
9
10
11
STOP
STOP STOP
P
STOP
P
STOP STOP
STOP
STOP STOP
P
STOP
P
STOP STOP
Rev. 6.0, 07/02, page 687 of 986
12

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750rSh7750s

Table of Contents