Table of Contents
Advertisement
P87
bit Symbol
P8
(0020H)
Read/Write
After reset
P87F
P8FC
bit Symbol
(0023H)
Read/Write
After reset
0: Port
Function
1: <P87F2>
P87F2
P8FC2
bit Symbol
(0021H)
Read/Write
After reset
CSXB
0:
Function
1:
ND
P87D
P8DR
bit Symbol
(0088H)
Read/Write
After reset
Function
P86 setting
<P86F>
0
<P86F2>
0
Output port
CSZD
Don't setting
1
P87 setting
<P87F>
0
<P87F2>
0
Output port
CSXB Output
Don't setting
1
ND
Note1: Read-modify-write is prohibited for P8FC and P8FC2.
Note2: Don't write "1" to P8<P82>- register before setting P82-pin to /CS2 or /CSZA because of P82-pin output "0" as /CE for
program memory by reset.
Note3: If it is started at boot mode (AM [1:0] = "11"), output latch of P82 is set to "1".
Note4: When
and
ND
0
CE
Order
Registser bit2
------------------------------------------------------
(1)
P8
1
(2)
P8FC2
1
(3)
P8FC
1
7
6
5
P86
P85
1
1
1
Port 8 Function register
7
6
5
P86F
P85F
0
0
0
0: Port
0: Port
1: <P86F2>
1:
CSZC
Port 8 Function registers 2
7
6
5
P86F2
W
0
0
0: CSZD
1:
ND
0
CE
1
CE
Port 8 Drive register
7
6
5
P86D
P85D
1
1
1
Input/Output buffer drive register for standby mode
P83 setting
<P83F>
1
<P83F2>
Output
0
Output
ND
0
CE
1
Output
1
Output
1
CE
are used, set registers by following order.
ND
1
CE
bit1
1
1
1
Figure 3.7.13 Register for Port 8
92CZ26A-129
Port 8 register
4
3
P84
P83
R/W
1
1
4
3
P84F
P83F
W
0
0
0: Port
Refer to following table
1:
CSZB
4
3
P83F2
0
Refer to following table
4
3
P84D
P83D
R/W
1
1
0
1
<P82F2>
CS
3
port
Output
Output
CSXA
TMP92CZ26A
2
1
0
P82
P81
P80
0 (Note3)
1
1
2
1
0
P82F
P81F
P80F
0
0
0
0: Port
0: Port
1:
1:
CS
1
CS
2
1
0
P82F2
P81F2
W
0
0
0: <P81F>
1:
SDCS
2
1
0
P82D
P81D
P80D
1
1
1
P82 setting
<P82F>
0
1
0
Output port
CS
2
CSZA
SDCS
1
Output
Output
0
Output
Advertisement
Table of Contents
