Toshiba H1 Series Data Book page 563

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

3. Setting Method
The <LDC2:0> bits in the LCDMODE1 register are used to set the display data
rotation function.
bit Symbol
LCDMODE1
(0281H)
Read/Write
After reset
Function
Note: The <LDC2:0> setting must not be changed while the LCDC is operating. Be sure to set
LCDCTL0<START> to "0" to stop the LCDC operation before changing <LDC2:0>.
When the horizontal and vertical flip function or 90-degree rotation function is used,
the display RAM start address of main/sub area should be set differently from when
in normal mode, as shown in the table below.
Normal
90-degree rotation
Horizontal flip
Vertical flip
Horizontal and vertical flip
How to calculate the point B address:
(320×240×16/8)- 2 = 153600 - 2
LCDMODE1 Register
7
6
5
LDC2
LDC1
LDC0
R/W
R/W
R/W
0
0
Data rotation function
(Supported for 64K-color: 16 bps
only)
000: Normal
100: 90-degree
001: Horizontal flip 101: Reserved
010: Vertical flip 110: Reserved
011: Horizontal and vertical flip
111: Reserved
Mode
Setting Point
= 153598 [decimal]
= 257FE [hex]
Point A
Display RAM Image (QVGA 320 × 240)
92CZ26A-560
4
3
LDINV
AUTOINV
R/W
R/W
0
0
0
LD bus
Auto bus
inversion
inversion
0: Disable
0: Normal
1: Enable
1: Invert
(Valid for
TFT only)
Display RAM Start Address
Setting Example
Point A
00000h
Point B
257FEh
Point A
00000h
Point B
257FEh
Point B
257FEh
Point B
TMP92CZ26A
2
1
INTMODE
FREDGE
SCPW2
R/W
W
0
0
Interrupt
LFR edge
LD bus
selection
Trance
0: LHSYNC
Speed
0:LLOAD
Front Edge
1:LVSYNC
1:LHSYNC
0: normal
Rear Edge
1: 1/3
0
W
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents