Toshiba H1 Series Data Book page 209

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

92CZ26A
CSXA to CSXB ,
512MB×2=1024MB
000000H
Internal-I/O and
Internal RAM
Note: In case of connect SDRAM to Y-area, 64MB(2MB×32) is maximum
Figure 3.9.2 Recommendation memory map for maximum specification (Physical address)
LOCAL-X
LOCAL-Y
SDCS or
CS
128MB or
EA24 to 28
*64MB
CSXA
Bank0
Bank0
63
255
CSXB
Bank256
511
92CZ26A-206
LOCAL-Z
1
CSZA to CSZD ,
EA24 to 28
512MB×4=2048MB
CSZA
CSZD
Bank384
Bank0
127
CSZB
Bank128
255
CSZC
Bank256
383
TMP92CZ26A
511

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents