Toshiba H1 Series Data Book page 84

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

Symbol
Name
INTTC0/INTDMA0 &
INTETC01
INTTC1/INTDMA1
/INTEDMA01
enable
INTTC2/INTDMA2 &
INTETC23
INTTC3/INTDMA3
/INTEDMA23
enable
INTTC4/INTDMA4 &
INTETC45
INTTC5/INTDMA5
/INTEDMA45
enable
INTTC6 & INTTC7
INTETC67
enable
INTWD
INTWDT
enable
Interrupt request flag
Address
7
6
INTTC1/INTDMA1
ITC1C
ITC1M2
F1H
/IDMA1C
/IDMA1M2
R
0
0
INTTC3/INTDMA3
ITC3C
ITC3M2
F2H
/IDMA3C
/IDMA3M2
R
0
0
INTTC5/INTDMA5
ITC5C
ITC5M2
F3H
/IDMA5C
/IDMA5M2
R
0
0
INTTC7 (DMA7)
ITC7C
ITC7M2
F4H
R
0
0
F7H
R
Always write "0".
lxxM2
0
0
0
0
1
1
1
1
92CZ26A-81
5
4
3
ITC1M1
ITC1M0
ITC0C
/IDMA1M1
/IDMA1M0
/IDMA0C
R/W
R
0
0
0
ITC3M1
ITC3M0
ITC2C
/IDMA3M1
/IDMA3M0
/IDMA2C
R/W
R
0
0
0
ITC5M1
ITC5M0
ITC4C
/IDMA5M1
/IDMA5M0
/IDMA4C
R/W
R
0
0
0
ITC7M1
ITC7M0
ITC6C
R/W
R
0
0
0
ITCWD
R/W
R
0
lxxM1
lxxM0
0
0
Disables interrupt requests
0
1
Sets interrupt priority level to 1
1
0
Sets interrupt priority level to 2
1
1
Sets interrupt priority level to 3
0
0
Sets interrupt priority level to 4
0
1
Sets interrupt priority level to 5
1
0
Sets interrupt priority level to 6
1
1
Disables interrupt requests
TMP92CZ26A
2
1
0
INTTC0/INTDMA0
ITC0M2
ITC0M1
ITC0M0
/IDMA0M2
/IDMA0M1
/IDMA0M0
R/W
0
0
0
INTTC2/INTDMA2
ITC2M2
ITC2M1
ITC2M0
/IDMA2M2
/IDMA2M1
/IDMA2M0
R/W
0
0
0
INTTC4/INTDMA4
ITC4M2
ITC4M1
ITC4M0
/IDMA4M2
/IDMA4M1
/IDMA4M0
R/W
0
0
0
INTTC6 (DMA6)
ITC6M2
ITC6M1
ITC6M0
R/W
0
0
0
INTWD
Function (Write)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents