Toshiba H1 Series Data Book page 600

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

AD Mode Control Register 1 (Normal conversion control)
bit Symbol
DACON
ADMOD1
Read/Write
(12B9H)
After reset
DAC
VREF
application
control
Function
7
6
5
ADCH2
ADCH1
0
0
0
and
Analog input channel select
Analog input channel select
<ADCH2:0>
Note: When using PG3 pin as
Figure 3.23.3 AD Converter Related Register
92CZ26A-597
4
3
ADCH0
LAT
R/W
0
0
Latency
Interrupt
0: No Wait
specification
1:Start after
when
reading
conversion
conversion
channel fixed
result store
repeat mode
Register of
last channel
Specify AD conversion interrupt for Channel Fixed
Repeat Conversion mode
Channel Fixed Repeat Conversion Mode
<SCAN> = "0", <REPEAT> = "1"
0
Generates interrupt every conversion
1
Generated interrupt every fourth conversion
Next SCAN start timing control for the channel
scan repeat mode
Channel Scan Repeat mode
(<SCAN> = 1, <REPEAT> = 1)
0
No Wait
1
Start after read last of conversion result
store Register
<SCAN>
0:
Channel
fixed
000
AN0
AN0
001
AN1
AN0→AN1
010
AN2
AN0→AN1→AN2
011
AN3(note) AN0→AN1→AN2→AN3 (note)
100
AN4
AN0→AN1→AN2→AN3→AN4 (note)
101
AN5
AN0→AN1→AN2→AN3→AN4→AN5 (note)
110
Reserved
111
Reserved
ADTRG
DAC & VREF application control
0
DAC & VREF off
(Set before into STOP mode)
1
DAC & VREF on
(Set to "1" before starting conversion)
TMP92CZ26A
2
1
0
ITM
REPEAT
SCAN
0
0
0
Repeat mode
Scan mode
specification
specification
0: Single
0: Channel
conversion
fixed mode
1: Repeat
1: Channel
conversion
scan mode
1:
Channel scanned
, it cannot be set.

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents