9.2.3 Port B Data Direction Register (PBDDR)
PBDDR is an 8-bit write-only register that selects input or output for each pin in port B.
Bit
PB DDR
Initial value
Read/Write
Port B is multiplexed with pins TP
must be set to 1. For further information about PBDDR, see section 7.11, Port B.
9.2.4 Port B Data Register (PBDR)
PBDR is an 8-bit readable/writable register that stores TPC output data for groups 2 and 3, when
these TPC output groups are used.
Bit
PB
Initial value
Read/Write
R/(W)
Note: * Bits selected for TPC output by NDERB settings become read-only bits.
For further information about PBDR, see section 7.11, Port B.
290
7
6
—
PB DDR
7
0
0
W
W
Reserved bit
, TP
15
7
6
—
PB
7
0
0
R/(W)
R/(W)
*
*
Reserved bit
5
4
PB DDR
PB DDR
5
4
0
0
W
W
Port B data direction 7, 5 to 0
These bits select input or
output for port B pins
to TP
. Bits corresponding to pins used for TPC output
13
8
5
4
PB
PB
5
4
0
0
R/(W)
R/(W)
*
*
Port B data 7, 5 to 0
These bits store output data
for TPC output groups 2 and 3
3
2
PB DDR
PB DDR
3
2
0
0
W
W
3
2
PB
PB
3
2
0
0
R/(W)
R/(W)
*
*
1
0
PB DDR
1
0
0
0
W
W
1
0
PB
1
0
0
0
R/(W)
*
*