Table of Contents
Advertisement
11
10-bit A-D1 Data Register 0 (AD1DT0)
10-bit A-D1 Data Register 1 (AD1DT1)
10-bit A-D1 Data Register 2 (AD1DT2)
10-bit A-D1 Data Register 3 (AD1DT3)
10-bit A-D1 Data Register 4 (AD1DT4)
10-bit A-D1 Data Register 5 (AD1DT5)
10-bit A-D1 Data Register 6 (AD1DT6)
10-bit A-D1 Data Register 7 (AD1DT7)
10-bit A-D1 Data Register 8 (AD1DT8)
10-bit A-D1 Data Register 9 (AD1DT9)
10-bit A-D1 Data Register 10 (AD1DT10)
10-bit A-D1 Data Register 11 (AD1DT11)
10-bit A-D1 Data Register 12 (AD1DT12)
10-bit A-D1 Data Register 13 (AD1DT13)
10-bit A-D1 Data Register 14 (AD1DT14)
10-bit A-D1 Data Register 15 (AD1DT15)
D0
1
2
D
Bit Name
0-5
No functions assigned
6-15
AD1DT0-AD1DT15
(A-D1 data)
Note: This register must always be accessed in halfwords.
In single mode of the A-D1 converter, the result of A-D conversion is stored in the 10-bit A-D1 Data
Register for each corresponding channel. In single-shot and continuous scan modes, the content of
the A-D1 Successive Approximation Register is transferred to the 10-bit A-D Data Register for the
corresponding channel every time the A-D conversion in each channel is completed. Each 10-bit A-
D Data Register retains the last conversion result until they receive the next conversion result
transferred, allowing the content to be read out at any time.
3
4
5
6
7
11-38
11.2 A-D Converter Related Registers
<Address: H'0080 0A90>
<Address: H'0080 0A92>
<Address: H'0080 0A94>
<Address: H'0080 0A96>
<Address: H'0080 0A98>
<Address: H'0080 0A9A>
<Address: H'0080 0A9C>
<Address: H'0080 0A9E>
<Address: H'0080 0AA0>
<Address: H'0080 0AA2>
<Address: H'0080 0AA4>
<Address: H'0080 0AA6>
<Address: H'0080 0AA8>
<Address: H'0080 0AAA>
<Address: H'0080 0AAC>
<Address: H'0080 0AAE>
8
9
10
11
12
AD1DT0-AD1DT15
<When reset:Indeterminate>
Function
A-D conversion result
A-D CONVERTERS
13
14
D15
R
W
0
–
–
Ver.0.10
Advertisement
Table of Contents
