Mitsubishi Electric M32R Series User Manual page 79

Mitsubishi 32-bit risc single-chip microcomputers
Table of Contents

Advertisement

3
Address
D0
H'0080 0C9E
H'0080 0CA0
H'0080 0CA2
H'0080 0CA4
H'0080 0CA6
H'0080 0CA8
H'0080 0CAA
H'0080 0CAC
H'0080 0CAE
H'0080 0CB0
H'0080 0CB2
H'0080 0CB4
H'0080 0CB6
H'0080 0CB8
H'0080 0CBA
H'0080 0CBC
H'0080 0CBE
H'0080 0CC0
H'0080 0CC2
H'0080 0CC4
H'0080 0CC6
H'0080 0CC8
H'0080 0CCA
H'0080 0CCC
H'0080 0CCE
H'0080 0CD0
H'0080 0CD2
H'0080 0CD4
H'0080 0CD6
H'0080 0CD8
H'0080 0CDA
H'0080 0CDC
H'0080 0CDE
~ ~
H'0080 0FE0
H'0080 0FE2
~ ~
H'0080 0FEA
~ ~
H'0080 0FF0
H'0080 0FF2
H'0080 0FF4
H'0080 0FF6
H'0080 0FF8
H'0080 0FFA
H'0080 0FFC
H'0080 0FFE
Blank addresses are reserved areas.
Figure 3.4.15 Register Mapping of the SFR Area (12)
+0 Address
TOM0_1 Reload 0 Register (TOM01RL0)
TOM0_2 Reload 1 Register (TOM02RL1)
TOM0_2 Reload 0 Register (TOM02RL0)
TOM0_3 Reload 1 Register (TOM03RL1)
TOM0_3 Reload 0 Register (TOM03RL0)
TOM0_4 Reload 1 Register (TOM04RL1)
TOM0_4 Reload 0 Register (TOM04RL0)
TOM0_5 Reload 1 Register (TOM05RL1)
TOM0_5 Reload 0 Register (TOM05RL0)
TOM0_6 Reload 1 Register (TOM06RL1)
TOM0_6 Reload 0 Register (TOM06RL0)
TOM0_7 Reload 1 Register (TOM07RL1)
TOM0_7 Reload 0 Register (TOM07RL0)
Prescaler Register 5 (PRS5)
TOM0 Interrupt Mask Register (TOM0IMA)
TML1 Measure 3 Register, High (TML1MR3H)
TML1 Measure 3 Register, Low (TML1MR3L)
TML1 Measure 2 Register, High (TML1MR2H)
TML1 Measure 2 Register, Low (TML1MR2L)
TML1 Measure 1 Register, High (TML1MR1H)
TML1 Measure 1 Register, Low (TML1MR1L)
TML1 Measure 0 Register, High (TML1MR0H)
TML1 Measure 0 Register, Low (TML1MR0L)
3-23
D7 D8
TOM0_2 Counter (TOM02CT)
TOM0_3 Counter (TOM03CT)
TOM0_4 Counter (TOM04CT)
TOM0_5 Counter (TOM05CT)
TOM0_6 Counter (TOM06CT)
TOM0_7 Counter (TOM07CT)
TID2 Control & Prescaler 5 Enable Register (TID2PRS5EN)
TOM0 Interrupt Status Register (TOM0IST)
F/F Protect Register 4 (FFP4)
F/F Data Register 4 (FFD4)
TOM0 Control Register (TOM0CR)
TOM0 Enable Protect Register (TOM0PRO)
TOM0 Count Enable Register (TOM0CEN)
TML1 Counter, High (TML1CTH)
TML1 Counter, Low (TML1CTL)
TML1 Control Register (TML1CR)
ADDRESS SPACE
3.4 Internal ROM/SFR Area
+1 Address
D15
~ ~
~ ~
~ ~
Ver.0.10

Advertisement

Table of Contents
loading

Table of Contents