Mitsubishi Electric M32R Series User Manual page 639

Mitsubishi 32-bit risc single-chip microcomputers
Table of Contents

Advertisement

13
CAN0 Error Interrupt Status Register (CAN0ERIST)
D0
D
Bit Name
0-4
No functions assigned
5
EIS
(CAN bus error interrupt status)
6
PIS
(Error passive interrupt status)
7
OIS
(Bus off interrupt status)
W =
: Only writing a 0 is effective; when you write a 1, the previous value is retained.
When using CAN interrupts and the interrupt sources are associated with errors, this register lets
you know which source generated the interrupt.
(1) EIS (CAN Bus Error Interrupt Status) bit (D5)
This bit is set to 1 when a communication error is detected. This bit is cleared by writing a 0 in
software.
(2) PIS (Error Passive Interrupt Status) bit (D6)
This bit is set to 1 when the CAN module goes to an error passive state. This bit is cleared by
writing a 0 in software.
(3) OIS (Bus Off Interrupt Status) bit (D7)
This bit is set to 1 when the CAN module goes to a bus-off state. This bit is cleared by writing a 0
in software.
When writing to the CAN error interrupt status, make sure the bits you want to clear are set to 0
and all other bits are set to 1. The bits thus set to 1 are unaffected by writing in software and retain
the value they had before you write.
1
2
3
13-25
13.2 CAN Module Related Registers
<Address:H'0080 1014>
4
5
6
EIS
PIS
Function
0: No interrupt request
1: Interrupt requested
CAN MODULE
D7
OIS
<When reset:H00>
R
W
0
Ver.0.10

Advertisement

Table of Contents
loading

Table of Contents