Table of Contents
Advertisement
7 Details of Instructions
This section explains all the instructions in alphabetical order.
Symbols in the instruction reference
↔
Indicates that the bit is set (= 1) or reset (= 0) by instruction execution
1
Indicates that the bit is set (= 1) by instruction execution
0
Indicates that the bit is reset (= 0) by instruction execution
Registers/Register Data
%rd, rd:
A general-purpose register (R0–R7) used as the destination register or its contents
%rs, rs:
A general-purpose register (R0–R7) used as the source register or its contents
%rb, rb:
A general-purpose register (R0–R7) that has stored a base address to be accessed in the
register indirect addressing mode or its contents
%sp, sp:
Stack pointer (SP) or its contents
%pc, pc:
Program counter (PC) or its contents
The register field (rd, rs) in the code contains a general-purpose register number.
R0 = 0b000, R1 = 0b001 . . . R7 = 0b111
Memory/Addresses/Memory Data
Specification for register indirect addressing
[%rb], [%sp]:
[%rb]+, [%sp]+: Specification for register indirect addressing with post-increment
[%rb]-, [%sp]-: Specification for register indirect addressing with post-decrement
-[%rb], -[%sp]: Specification for register indirect addressing with pre-decrement
Specification for register indirect addressing with a displacement
[%sp+immX]:
Specification for a memory address with an immediate data
[imm7]:
An address specified with XXX, or the byte data stored in the address
B[XXX]:
A 16-bit address specified with XXX, or the word data stored in the address
W[XXX]:
A 32-bit address specified with XXX, or the 24-bit or 32-bit data stored in the address
A[XXX]:
Immediate
A X-bit unsigned immediate data. The X contains a number representing the bit length of
immX:
the immediate.
A X-bit signed immediate data. The X contains a number representing the bit length of the
signX:
immediate. Furthermore, the most significant bit is handled as the sign bit.
Bit Field
(X):
Bit X of data
(X:Y):
A bit field from bit X to bit Y
{X,Y...}:
Indicates a bit (data) configuration.
Code
rd, rs, rb:
Register number (R0 = 0 ... R7 = 7)
d:
Delayed bit (0: Standard branch instruction, 1: Delayed branch instruction)
Functions
←:
Indicates that the right item is loaded or set to the left item.
+:
Addition
-:
Subtraction
&:
AND
|:
OR
^:
XOR
!:
NOT
S1C17 CORE MANUAL
(Rev. 1.2)
Seiko Epson Corporation
7 DETAILS OF INSTRUCTIONS
7-1
Advertisement
Table of Contents
