Ld [%Rb]-, %Rs - Epson S1C17 Series Manual

Cmos 16-bit single chip microcontroller
Hide thumbs Also See for S1C17 Series:
Table of Contents

Advertisement

7 DETAILS OF INSTRUCTIONS
ld [%rb]+, %rs

ld [%rb]-, %rs

ld -[%rb], %rs
Function
16-bit data transfer with address increment/decrement option
ld [%rb]+, %rs (with post-increment option)
Standard)
Extension 1) W[rb] ← rs(15:0), rb(23:0) ← rb(23:0) + imm13
Extension 2) W[rb] ← rs(15:0), rb(23:0) ← rb(23:0) + imm24
ld [%rb]-, %rs (with post-decrement option)
Standard)
Extension 1) W[rb] ← rs(15:0), rb(23:0) ← rb(23:0) - imm13
Extension 2) W[rb] ← rs(15:0), rb(23:0) ← rb(23:0) - imm24
ld -[%rb], %rs (with pre-decrement option)
Standard)
Extension 1) rb(23:0) ← rb(23:0) - imm13, W[rb] ← rs(15:0)
Extension 2) rb(23:0) ← rb(23:0) - imm24, W[rb] ← rs(15:0)
15 14 13 12 11 10
Code
0
0
1
|
|
0
0
1
|
|
0
0
1
|
|
IL
IE
C
Flag
|
|
Mode
Src: Register direct %rs = %r0 to %r7
Dst: Register indirect %rb = %r0 to %r7
CLK
Two cycles
Description
(1) Address increment/decrement option
Specifying the []+, []-, or -[] option will automatically increment/decrement the memory
address. This allows the program to simply perform continuous data transfer.
ld
[%rb]+,%rs
ld
[%rb]-,%rs
ld
-[%rb],%rs
The address increment/decrement sizes are listed below.
When no ext is used (standard):
When one ext is used (extension 1): imm13
When two ext are used (extension 2): imm24
7-60
W[rb] ← rs(15:0), rb(23:0) ← rb(23:0) + 2
W[rb] ← rs(15:0), rb(23:0) ← rb(23:0) - 2
rb(23:0) ← rb(23:0) - 2, W[rb] ← rs(15:0)
9
8
7
6
|
|
0
0
1
r s
0
|
|
|
|
|
|
|
0
0
1
1
r s
|
|
|
|
|
|
|
0
0
1
r s
1
|
|
|
|
|
V
Z
N
|
|
|
Load instruction with post-increment option
The memory address will be incremented after the data transfer has
finished.
Load instruction with post-decrement option
The memory address will be decremented after the data transfer has
finished.
Load instruction with pre-decrement option
The memory address will be decremented before starting the data
transfer.
Seiko Epson Corporation
5
4
3
2
1
0
|
1
1
0
r b
|
|
|
|
|
|
1
1
0
r b
|
|
|
|
|
|
0
1
0
r b
|
|
|
|
|
2 (16-bit size)
ld
[%rb]+,%rs
ld
[%rb]-,%rs
ld
-[%rb],%rs
S1C17 CORE MANUAL
(REV. 1.2)

Advertisement

Table of Contents
loading

Table of Contents