Add.a %Rd, %Rs; Add.a/C %Rd, %Rs; Add.a/Nc %Rd, %Rs - Epson S1C17 Series Manual

Cmos 16-bit single chip microcontroller
Hide thumbs Also See for S1C17 Series:
Table of Contents

Advertisement

add.a
%rd, %rs
add.a/c
%rd, %rs

add.a/nc %rd, %rs

24-bit addition
Function
Standard)
Extension 1) rd(23:0) ← rs(23:0) + imm13(zero extended)
Extension 2) rd(23:0) ← rs(23:0) + imm24
15 14 13 12 11 10
Code
0
0
1
|
|
0
0
1
|
|
0
0
1
|
|
IL
IE
C
Flag
|
|
Mode
Src: Register direct %rs = %r0 to %r7
Dst: Register direct %rd = %r0 to %r7
CLK
One cycle
Description
(1) Standard
add.a
The content of the rs register is added to the rd register.
(2) Extension 1
ext
add.a
The 13-bit immediate imm13 is added to the content of the rs register after being zero-extended,
and the result is loaded into the rd register. The content of the rs register is not altered.
(3) Extension 2
ext
ext
add.a
The 24-bit immediate imm24 is added to the content of the rs register, and the result is loaded
into the rd register. The content of the rs register is not altered.
(4) Conditional execution
The /c or /nc suffix on the opcode specifies conditional execution.
add.a/c
add.a/nc Executed as add.a when the C flag is 0 or executed as nop when the flag is 1
In this case, the ext instruction can be used to extend the operand.
(5) Delayed slot instruction
This instruction may be executed as a delayed slot instruction by writing it directly after
a branch instruction with the "d" bit. In this case, extension of the immediate by the ext
instruction cannot be performed.
Example
(1) add.a
(2) ext
ext
add.a
S1C17 CORE MANUAL
(Rev. 1.2)
rd(23:0) ← rd(23:0) + rs(23:0)
9
8
7
6
|
|
1
0
0
1
r d
|
|
|
|
|
|
|
1
0
0
r d
0
|
|
|
|
|
|
|
1
0
0
r d
0
|
|
|
|
|
V
Z
N
|
|
|
; rd ← rd + rs
%rd,%rs
imm13
; rd ← rs + imm13
%rd,%rs
imm11
; imm11(10:0) = imm24(23:13)
imm13
; = imm24(12:0)
; rd ← rs + imm24
%rd,%rs
Executed as add.a when the C flag is 1 or executed as nop when the flag is 0
%r0,%r0
; r0 = r0 + r0
0x7ff
0x1fff
%r1,%r2
; r1 = r2 + 0xffffff
Seiko Epson Corporation
5
4
3
2
1
0
|
0
0
0
r s
|
|
|
|
|
|
0
0
0
r s
|
|
|
|
|
|
1
0
0
r s
|
|
|
|
|
7 DETAILS OF INSTRUCTIONS
add.a
add.a/c
add.a/nc
7-7

Advertisement

Table of Contents
loading

Table of Contents