Register Description; Table 73: Uart0 Register Map - Philips LPC2194 User Manual

Table of Contents

Advertisement

Philips Semiconductors
ARM-based Microcontroller

REGISTER DESCRIPTION

Table 74: UART0 Register Map
Name
Description
Receiver
U0RBR
Buffer
Register
Transmit
U0THR
Holding
Register
Interrupt
U0IER
Enable
Register
Interrupt ID
U0IIR
FIFOs Enabled
Register
FIFO
U0FCR
Control
Register
Line Control
U0LCR
Register
Line Status
U0LSR
Register
Scratch Pad
U0SCR
Register
Divisor Latch
U0DLL
LSB
Divisor Latch
U0DLM
MSB
*Reset Value refers to the data stored in used bits only. It does not include reserved bits content.
UART0 contains ten 8-bit registers as shown in Table 74. The Divisor Latch Access Bit (DLAB) is contained in U0LCR7 and
enables access to the Divisor Latches.
UART0 Receiver Buffer Register (U0RBR - 0xE000C000 when DLAB = 0, Read Only)
The U0RBR is the top byte of the UART0 Rx FIFO. The top byte of the Rx FIFO contains the oldest character received and can
be read via the bus interface. The LSB (bit 0) represents the "oldest" received data bit. If the character received is less than 8
bits, the unused MSBs are padded with zeroes.
The Divisor Latch Access Bit (DLAB) in U0LCR must be zero in order to access the U0RBR. The U0RBR is always Read Only.
UART0
BIT 7
BIT 6
BIT 5
BIT 4
MSB
MSB
0
0
0
0
Rx Trigger
Reserved
Rx
FIFO
TEMT
THRE
Error
MSB
MSB
MSB
BIT 3
BIT 2
BIT 1
READ DATA
WRITE DATA
0
0
0
IIR3
IIR2
-
BI
FE
PE
141
LPC2119/2129/2194/2292/2294
Reset
BIT 0 Access
Value*
LSB
RO
defined
LSB
WO
R/W
IIR1
IIR0
RO
WO
Word Length
R/W
Select
OE
DR
RO
LSB
R/W
LSB
R/W
LSB
R/W
Preliminary User Manual
Address
un-
0xE000C000
DLAB = 0
0xE000C000
NA
DLAB = 0
0xE000C004
0
DLAB = 0
0x01
0xE000C008
0
0xE000C008
0
0xE000C00C
0x60
0xE000C014
0
0xE000C01C
0xE000C000
0x01
DLAB = 1
0xE000C004
0
DLAB = 1
May 03, 2004

Advertisement

Table of Contents
loading

This manual is also suitable for:

Lpc2129Lpc2119Lpc2292Lpc2294

Table of Contents