Table of Contents
Advertisement
Overview
Table 14-1. MCF5282 Signal Description (Continued)
Signal Name
Clear-to-send
Request to send
GPTA
GPTB
External clock input
DMA timer input
DMA timer output
QADC analog input
QADC analog input
QADC analog input
JTAG_EN
Development serial
clock/Test reset
Breakpoint/
Test mode select
Development serial
input/Test data
14-6
Abbreviation
UCTS[1:0]
Signals UART that it can begin data
transmission.
URTS[1:0]
Automatic UART request to send
outputs.
General Purpose Timer Signals
GPTA[3:0]
Provide the external interface to the
timer A functions.
GPTB[3:0]
Provide the external interface to the
timer B functions.
SYNCA/SYNCB
Clear the timer's clock, providing a
means of synchronization to externally
clocked or timed events.
DMA Timer Signals
DTIN[3:0]
Clock the event counter or provide a
trigger to timer value capture logic.
DTOUT[3:0]
Pulse or toggle on timer events.
Analog-to-Digital Converter (QADC) Signals
AN[0:3]/AN[W:Z]
Direct analog input ANn, or
multiplexed input ANx.
AN[52:53]/MA[0:1] Direct analog input ANn, or
multiplexed output MAn. MAn selects
the output of the external multiplexer.
AN[55:56]/
Direct analog input ANn, or input
TRIG[1:2]
TRIGn. TRIGn causes one of the two
queues to execute.
Debug Support Signals
JTAG_EN
Selects between multiplexed debug
module and JTAG signals at reset.
DSCLK/TRST
Development serial clock for the serial
interface to debug module (DSCLK).
Asynchronously resets the internal
JTAG controller to the test logic reset
state (TRST).
BKPT/TMS
Signals a hardware breakpoint in
debug mode (BKPT). Provides
information that determines JTAG test
operation mode (TMS).
DSI/TDI
Provides single-bit communication for
debug module commands (DSI).
Provides serial data port for loading
JTAG boundary scan, bypass, and
instruction registers (TDI).
MCF5282 User's Manual
Function
I/O
Page
I
14-27
O
14-27
I/O
14-27
I/O
14-27
I
14-27
I/O
14-28
I/O
14-28
I
14-29
I/O
14-29
I
14-30
I
14-30
I
14-30
I
14-31
I
14-31
MOTOROLA
Advertisement
Table of Contents
