Table of Contents
Advertisement
Port A MOS Pull-Up Control Register (PAPCR)
Bit
:
7
PA7PCR PA6PCR PA5PCR PA4PCR PA3PCR PA2PCR PA1PCR PA0PCR
Initial value :
0
R/W
:
R/W
PAPCR is an 8-bit readable/writable register that controls the MOS input pull-up function
incorporated into port A on an individual bit basis.
In modes 4 to 6, if a pin is in the input state in accordance with the settings in PFCR, in LPCR,
and in DDR, setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for that
pin.
In mode 7, if a pin is in the input state in accordance with the settings in LPCR and DDR, setting
the corresponding PAPCR bit to 1 turns on the MOS input pull-up for that pin.
PAPCR is initialized by a reset or to H'00, and in hardware standby mode. It retains its prior state
in software standby mode.
Port A Open Drain Control Register (PAODR)
Bit
:
7
PA7ODR PA6ODR PA5ODR PA4ODR PA3ODR PA2ODR PA1ODR PA0ODR
Initial value :
0
R/W
:
R/W
PAODR is an 8-bit readable/writable register that controls whether PMOS is on or off for each
port A pin (PA7 to PA0).
When pins are not address and LCD outputs in accordance with the setting of bits AE3 to AE0 in
PFCR, setting a PAODR bit makes the corresponding port A pin an NMOS open-drain output,
while clearing the bit to 0 makes the pin a CMOS output.
PAODR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in
software standby mode.
9.8.3
Pin Functions
Port A pins also function as address bus outputs and LCD driver output pins (SEG21 to SEG24
and COM1 to COM4). The pin functions differ between modes 4 to 6, and mode 7. Port A pin
functions are shown in tables 9-13 and 9-14.
258
6
5
0
0
R/W
R/W
R/W
6
5
0
0
R/W
R/W
R/W
4
3
2
0
0
0
R/W
R/W
4
3
2
0
0
0
R/W
R/W
1
0
0
0
R/W
R/W
1
0
0
0
R/W
R/W
Advertisement
Table of Contents
