Motorola CPU32 Reference Manual page 200

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

See
Set According to Condition Code
See
Instruction Fields:
Condition field - The binary code for one of the conditions listed in the table.
Effective Address field -
Specifies the location in which the true/false byte is to be stored. Only
data alterable addressing modes are allowed as shown:
Addressing Mode
Mode
Register
Addressing Mode Mode
Register
Dn
000
Reg. number: Dn
(xxx).W
111
000
An
-
-
(xxx).L
111
001
(An)
010
Reg. number: An
#(data)
-
-
(An)
+
011
Reg. number: An
-(An)
100
Reg. number: An
(d16, An)
101
Reg. number: An
(d16, PC)
-
-
(dS, An, Xn)
110
Reg. number: An
(ds, PC, Xn)
-
-
(bd, An, Xn)
110
Reg. number: An
(bd, PC, Xn)
-
-
NOTE
A subsequent NEG.S instruction with the same effective address can be used to
change the Scc result from TRUE or FALSE to the equivalent arithmetic value
(TRUE
=
1, FALSE
=
0).
CPU32 REFERENCE MANUAL
INSTRUCTION SET
MOTOROLA
4-147
III

Advertisement

Table of Contents
loading

Table of Contents