Fujitsu F2MC-16LX MB90580 Series Hardware Manual page 266

16-bit microcontrollers
Hide thumbs Also See for F2MC-16LX MB90580 Series:
Table of Contents

Advertisement

18.3 Regiaters and Register Details
[bit 9] ERR (Error)
This flag is used when continuous counting is performed in pulse width count mode. The flag
indicates that the next count has completed before the previous count result has been read from
PWCR. When this occurs, PWCR is overwritten with the new count result and the previous result is
lost. Counting continues regardless of the value of this bit.
Set timing
Clear timing
After a reset: Initialized to "0".
Read-only. Writing to the bit does not change the value.
[bit 8] POUT (Pulse output)
In timer mode, this bit is inverted each time the 16-bit up-count timer overflows from FFFF
0000
.
H
The bit has no meaning in pulse width count mode.
Set timing
Clear timing
After a reset: Initialized to "0".
Readable and writable. However, the bit can only be written to when the timer is halted (when bit 15
and bit 14: STRT and STOP are both "0"). The value of the bit does not change if written to during
timer operation (when bit 15 and bit 14: STRT and STOP are both "1").
[bits 7, 6] CKS1, CKS0 (Clock select 1, 0)
These bits select the internal count clock as follows.
CSK1
0
0
1
1
After a reset: Initialized to "00
Readable and writable. However, setting "11
Note: Changing the setting after activating the timer is prohibited. Only write to these bits before
starting or after halting the timer.
246
Chapter 18: Pulse Width Counter (PWC) Timer
Set when a count result that has not been read is overwritten by the next result.
Cleared by reading PWCR (the count result).
Set when the timer overflows from FFFF
"0", or by writing "1" when the timer is halted.
Cleared when the timer overflows from FFFF
is "1", by writing "0" when the timer is halted, or by a reset.
CSK0
0
Machine cycle divided by 4 (0.25µs for a 16MHz machine cycle)
1
Machine cycle divided by 16 (1.0µs for a 16MHz machine cycle)
0
Machine cycle divided by 32 (2.0µs for a 16MHz machine cycle)
1
Note: Prohibited setting
".
B
to 0000
H
H
to 0000
H
Count Clock Selection
" is prohibited.
B
when the value of POUT is
when the value of POUT
H
(Initial value)
MB90580 Series
to
H

Advertisement

Table of Contents
loading

This manual is also suitable for:

F2mc-16lx mb90v580F2mc-16lx mb90583F2mc-16lx mb90f583

Table of Contents