NEC 78K0 Series User Manual page 493

8-bit single-chip microcontrollers
Hide thumbs Also See for 78K0 Series:
Table of Contents

Advertisement

(1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H)
The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is
executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or
upon reset signal generation.
When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt
routine is entered.
IF0L, IF0H, IF1L, and IF1H are set by a 1-bit or 8-bit memory manipulation instruction. When IF0L and IF0H, and
IF1L and IF1H are combined to form 16-bit registers IF0 and IF1, they are set by a 16-bit memory manipulation
instruction.
Reset signal generation sets these registers to 00H.
Figure 19-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H)
Address: FFE0H After reset: 00H R/W
Symbol
<7>
IF0L
SREIF6
Address: FFE1H
After reset: 00H
Symbol
<7>
IF0H
TMIF010
Address: FFE2H
After reset: 00H
Symbol
<7>
IF1L
PIF7
Address: FFE3H
After reset: 00H
Symbol
7
IF1H
0
XXIFX
0
1
µ
Note
PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.
Cautions 1. Be sure to clear bits 1 to 7 of IF1H to 0 for the
to clear bits 4 to 7 of IF1H to 0 for the
78F0537D.
2. When operating a timer, serial interface, or A/D converter after standby release, operate it
once after clearing the interrupt request flag. An interrupt request flag may be set by noise.
CHAPTER 19 INTERRUPT FUNCTIONS
<6>
<5>
PIF5
PIF4
R/W
<6>
<5>
TMIF000
TMIF50
TMIFH0
R/W
<6>
<5>
PIF6
WTIF
R/W
6
5
0
0
No interrupt request signal is generated
Interrupt request is generated, interrupt request status
Preliminary User's Manual U17260EJ3V1UD
<4>
<3>
<2>
PIF3
PIF2
PIF1
<4>
<3>
<2>
TMIFH1
DUALIF0
CSIIF10
STIF0
<4>
<3>
<2>
KRIF
TMIF51
WTIIF
4
<3>
<2>
Note
0
TMIF011
TMIF001
Interrupt request flag
µ
PD78F0531, 78F0532, and 78F0533. Be sure
µ
PD78F0534, 78F0535, 78F0536, 78F0537, and
<1>
<0>
PIF0
LVIIF
<1>
<0>
STIF6
SRIF6
<1>
<0>
SRIF0
ADIF
<1>
<0>
Note
Note
CSIIF11
IICIF0
Note
DMUIF
493

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents