Hitachi SH7750 series Hardware Manual page 559

Superh risc engine
Hide thumbs Also See for SH7750 series:
Table of Contents

Advertisement

Start of reception
Set MPIE bit in SCSCR1 to 1
Read ORER and FER flags
FER = 1? or ORER = 1?
Read RDRF flag in SCSSR1
No
Read receive data in SCRDR1
No
This station's ID?
Read ORER and FER flags
FER = 1? or ORER = 1?
Read RDRF flag in SCSSR1
Read receive data in SCRDR1
All data received?
End of reception
Figure 15.15 Sample Multiprocessor Serial Reception Flowchart (1)
Rev. 4.0, 04/00, page 548 of 850
in SCSSR1
No
RDRF = 1?
Yes
Yes
in SCSSR1
No
RDRF = 1?
Yes
Yes
1. ID reception cycle: Set the MPIE
bit in SCSCR1 to 1.
2. SCI status check, ID reception
and comparison: Read SCSSR1
and check that the RDRF flag is
set to 1, then read the receive
data in SCRDR1 and compare it
with this station's ID.
Yes
If the data is not this station's ID,
set the MPIE bit to 1 again, and
clear the RDRF flag to 0. If the
data is this station's ID, clear the
RDRF flag to 0.
3. SCI status check and data
reception: Read SCSSR1 and
check that the RDRF flag is set to
1, then read the data in SCRDR1.
4. Receive error handling and break
detection: If a receive error
occurs, read the ORER and FER
flags in SCSSR1 to identify the
error. After performing the
appropriate error handling,
ensure that the ORER and FER
flags are all cleared to 0.
Yes
Reception cannot be resumed if
either of these flags is set to 1. In
the case of a framing error, a
break can be detected by reading
the RxD pin value.
No
No
Error handling

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750sSh7750

Table of Contents