Pci Dma Transfer Local Bus Start Address Register [3:0] (Pcidla [3:0]) - Hitachi SH7751 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

Bits 31 to 0—DMA Transfer PCI Starting Address (PDPA31 to 0): Set the PCI starting
address for DMA transfer.

22.2.29 PCI DMA Transfer Local Bus Start Address Register [3:0] (PCIDLA [3:0])

Bit:
31
Initial value:
0
PCI-R/W:
R
PP Bus-R/W:
R
Bit:
23
PDLA23 PDLA22 PDLA21 PDLA20 PDLA19 PDLA18 PDLA17 PDLA16
Initial value:
0
PCI-R/W:
R/W
PP Bus-R/W:
R/W
Bit:
15
PDLA15 PDLA14 PDLA13 PDLA12 PDLA11 PDLA10
Initial value:
0
PCI-R/W:
R/W
PP Bus-R/W:
R/W
Bit:
7
PDLA7
Initial value:
0
PCI-R/W:
R/W
PP Bus-R/W:
R/W
The DMA transfer local bus start address register [3:0] (PCIDLA [3:0]) specifies the starting
address at the local bus when performing DMA transfers.
This 32-bit read/write register can be accessed from both the PP bus and PCI bus.
The PCIDLA register is initialized to H'00000000 at a power-on reset and a software reset.
30
29
PDLA28 PDLA27 PDLA26 PDLA25 PDLA24
0
0
R
R
R
R
22
21
0
0
R/W
R/W
R/W
R/W
14
13
0
0
R/W
R/W
R/W
R/W
6
5
PDLA6
PDLA5
0
0
R/W
R/W
R/W
R/W
28
27
0
0
R/W
R/W
R/W
R/W
20
19
0
0
R/W
R/W
R/W
R/W
12
11
0
0
R/W
R/W
R/W
R/W
4
3
PDLA4
PDLA3
PDLA2
0
0
R/W
R/W
R/W
R/W
Rev. 3.0, 04/02, page 859 of 1064
26
25
0
0
R/W
R/W
R/W
R/W
R/W
R/W
18
17
0
0
R/W
R/W
R/W
R/W
R/W
R/W
10
9
PDLA9
PDLA8
0
0
R/W
R/W
R/W
R/W
R/W
R/W
2
1
PDLA1
PDLA0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
24
0
16
0
8
0
0
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7751r

Table of Contents