Figure 15.16 Example Of Sci Receive Operation (Example With 8-Bit Data, Multiprocessor Bit, One Stop Bit) - Hitachi SH7751 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

Figure 15.16 shows an example of SCI operation for multiprocessor format reception.
Start
1
Data (ID1)
bit
Serial
0
D0
data
MPIE
RDRF
SCRDR1
value
RXI interrupt request
(multiprocessor
interrupt)
MPIE = 0
Start
1
Data (ID2)
bit
Serial
0
D0
data
MPIE
RDRF
SCRDR1
ID1
value
RXI interrupt request
(multiprocessor interrupt)
MPIE = 0
Figure 15.16 Example of SCI Receive Operation (Example with 8-Bit Data, Multiprocessor
Stop
MPB
bit
D1
D7
1
1
SCRDR1 data read
and RDRF flag
cleared to 0 by RXI
interrupt handler
(a) Data does not match station's ID
Stop
MPB
bit
D1
D7
1
1
SCRDR1 data read
and RDRF flag
cleared to 0 by RXI
interrupt handler
(b) Data matches station's ID
Bit, One Stop Bit)
Data
Start
(Data1)
bit
0
D0
D1
D7
As data is not
this station's ID,
MPIE bit is set
to 1 again
Data
Start
(Data2)
bit
0
D0
D1
D7
ID2
As data matches this
station's ID, reception
continues and data is
received by RXI
interrupt handler
Rev. 3.0, 04/02, page 617 of 1064
Stop
1
MPB
bit
Idle state
0
1
(mark state)
ID1
The RDRF flag
RXI interrupt
request
is cleared to 0
by is the RXI
interrupt handler
Stop
1
MPB
bit
Idle state
0
1
(mark state)
Data2
MPIE bit set
to 1 again

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7751r

Table of Contents