Epson Arm S1C31 Series Technical Manual page 367

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

0x0020 0100–0x0020 0106
Address
Register name
0x0020
SVD3CLK
0100
(SVD3 Clock Control
Register)
0x0020
SVD3CTL
0102
(SVD3 Control
Register)
0x0020
SVD3INTF
0104
(SVD3 Status and In-
terrupt Flag Register)
0x0020
SVD3INTE
0106
(SVD3 Interrupt En-
able Register)
0x0020 0160–0x0020 016c
Address
Register name
0x0020
T16_0CLK
0160
(T16 Ch.0 Clock
Control Register)
0x0020
T16_0MOD
0162
(T16 Ch.0 Mode
Register)
0x0020
T16_0CTL
0164
(T16 Ch.0 Control
Register)
0x0020
T16_0TR
0166
(T16 Ch.0 Reload
Data Register)
0x0020
T16_0TC
0168
(T16 Ch.0 Counter
Data Register)
0x0020
T16_0INTF
016a
(T16 Ch.0 Interrupt
Flag Register)
0x0020
T16_0INTE
016c
(T16 Ch.0 Interrupt
Enable Register)
0x0020 01b0
Address
Register name
0x0020
FLASHCWAIT
01b0
(FLASHC Flash Read
Cycle Register)
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)
APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS
Bit
Bit name
15–9 –
8
DBRUN
7
6–4 CLKDIV[2:0]
3–2 –
1–0 CLKSRC[1:0]
15
VDSEL
14–13 SVDSC[1:0]
12–8 SVDC[4:0]
7–4 SVDRE[3:0]
3
EXSEL
2–1 SVDMD[1:0]
0
MODEN
15–9 –
8
SVDDT
7–1 –
0
SVDIF
15–8 –
7–1 –
0
SVDIE
Bit
Bit name
15–9 –
8
DBRUN
7–4 CLKDIV[3:0]
3–2 –
1–0 CLKSRC[1:0]
15–8 –
7–1 –
0
TRMD
15–9 –
8
PRUN
7–2 –
1
PRESET
0
MODEN
15–0 TR[15:0]
15–0 TC[15:0]
15–8 –
7–1 –
0
UFIF
15–8 –
7–1 –
0
UFIE
Bit
Bit name
15–9 –
8
(reserved)
7–2 –
1–0 RDWAIT[1:0]
Seiko Epson Corporation
Supply Voltage Detector (SVD3)
Initial
Reset
R/W
0x00
R
1
H0
R/WP
0
R
0x0
H0
R/WP
0x0
R
0x0
H0
R/WP
0
H1
R/WP –
0x0
H0
R/WP Writing takes effect when the
0x1e
H1
R/WP –
0x0
H1
R/WP
0
H1
R/WP
0x0
H0
R/WP
0
H1
R/WP
0x00
R
x
R
0x00
R
0
H1
R/W
0x00
R
0x00
R
0
H0
R/W
16-bit Timer (T16) Ch.0
Initial
Reset
R/W
0x00
R
0
H0
R/W
0x0
H0
R/W
0x0
R
0x0
H0
R/W
0x00
R
0x00
R
0
H0
R/W
0x00
R
0
H0
R/W
0x00
R
0
H0
R/W
0
H0
R/W
0xffff
H0
R/W
0xffff
H0
R
0x00
R
0x00
R
0
H0
R/W
0x00
R
0x00
R
0
H0
R/W
Flash Controller (FLASHC)
Initial
Reset
R/W
0x00
R
0
H0
R/WP
0x00
R
0x1
H0
R/WP
Remarks
SVD3CTL.SVDMD[1:0] bits
are not 0x0.
Cleared by writing 1.
Remarks
Cleared by writing 1.
Remarks
AP-A-5

Advertisement

Table of Contents
loading

This manual is also suitable for:

Arm s1c31d41

Table of Contents