Sound Play Function Registers; Function Id Register; Interrupt Mask Register; Rom Address Register - Epson Arm S1C31 Series Technical Manual

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

22.6.1 Sound Play Function Registers

Function ID Register

Register name
Bit
FUNCTION
15–8 –
7–0 ID[7:0]
Bits 15–8 Reserved
Set to 0x00 when writing data to this register.
Bits 7–0
ID[7:0]
These bits select the function to be executed in the HWP.

Interrupt Mask Register

Register name
Bit
INTMASK
15–8 –
(Sound Play)
7–4 –
3
2
1
0
Bits 15–4 Reserved
Set to 0x000 when writing data to this register.
Bit 3
TO_MUTE
Bit 2
TO_PAUSE
Bit 1
TO_PLAY
Bit 0
TO_IDLE
These bits set whether the interrupt request when a state transition occurs during executing the Sound
Play function is enabled or not.
1 (W):
Mask interrupt (disabled)
0 (W):
Enable interrupt
For more information on the state transition interrupts that can be masked with these bits, refer to
Table 22.5.2.

ROM Address Register

Register name
Bit
ROMADDR
31–0 ADDRESS[31:0]
(Sound Play)
Bits 31–0 ADDRESS[31:0]
These bits specify the sound data ROM start address.
The address should be specified with a value shown below.
In case of internal Flash:
0x00 0000, ..., 0x02 fff0 (16-byte alignment)
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)
Bit name
Initial
x
x
Table 22.6.1.1 Function ID
FUNCTION.ID[7:0] bits
0x03
0x01
Other
Bit name
Initial
x
x
TO_MUTE
x
TO_PAUSE
x
TO_PLAY
x
TO_IDLE
x
Bit name
Initial
x
Seiko Epson Corporation
22 HW Processor (HWP) and Sound Output (SDAC2)
Reset
R/W
R/W
R/W
HWP function
Memory Check function
Sound Play function using SDAC2
Setting prohibited (error)
Reset
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
R/W
R/W
Remarks
Remarks
Remarks
22-19

Advertisement

Table of Contents
loading

This manual is also suitable for:

Arm s1c31d41

Table of Contents